OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] - Rev 123

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 123, 2010-06-15 14:41:31 GMT
  • Author: jeremybennett
  • Log message:
    Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.