OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [include/] - Rev 500

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 500, 2011-03-10 15:22:20 GMT
  • Author: julius
  • Log message:
    ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

    ML501 simulation makefile update to allow custom ELFs to be specified

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.