URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [rtl/] [verilog/] [include/] - Rev 503
Directory listing | View Log | Compare with Previous | RSS feed
Last modification
- Rev 503, 2011-03-13 22:49:48 GMT
- Author: julius
- Log message:
- ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers.