OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [rtl/] [verilog/] [include/] - Rev 426

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 426, 2010-11-17 00:50:30 GMT
  • Author: julius
  • Log message:
    ORPSoC update

    Reverted back to previous OR1200 instruction cache.
    (...which...)
    Fixed or1200-except test failure on generic model.

    ML501 build not passing or1200-except test. Tried disabling
    burst on the bus (memory server doesn't support it yet) to
    no avail. To be continued...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.