OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] - Rev 65

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 65, 2010-01-23 04:46:00 GMT
  • Author: julius
  • Log message:
    ORPSoCv2 update: or1200_defines DVRDCR value, verilog testbench uart decoder fix

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.