OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] - Rev 353

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 353, 2010-09-08 15:42:13 GMT
  • Author: julius
  • Log message:
    OR1200 RTL and ORPSoCv2 update, fixing Verilator build capability.
    * or1200/rtl/verilog/or1200_sprs.v: Verilator public and access comments
    * orpsocv2/rtl/verilog/components/or1200/or1200_sprs.v: ""
    * or1200/rtl/verilog/or1200_ctrl.v: Verilator public and access comments
    * orpsocv2/rtl/verilog/components/or1200/or1200_ctrl.v: ""
    * or1200/rtl/verilog/or1200_except.v: Verilator public and access comments
    * orpsocv2/rtl/verilog/components/or1200/or1200_except.v: ""
    * orpsocv2/rtl/verilog/components/wb_ram_b3/wb_ram_b3.v: Some
    Verilator related Lint issues fixed.

    ORPSoCv2: Removed bus arbiter snooping functions from OrpsocAccess and
    updated RAM model hooks for new RAM.
    * orpsocv2/bench/sysc/include/Or1200MonitorSC.h: Remove arbiter snooping
    * orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp: ""
    * orpsocv2/bench/sysc/include/OrpsocAccess.h: Remove arbiter snooping,
    change include and classes for new RAM model.
    * orpsocv2/bench/sysc/src/OrpsocAccess.cpp: ""

    or_debug_proxy - fixing sleep and Windows make issues:
    * or_debug_proxy/src/gdb.c: Removed all sleep - still to be fixed properly
    * or_debug_proxy/Makefile: Remove VPI file when building on Cygwin (deprecated)

    ORPmon play around, various changes to low level files.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.