OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] [bin/] - Rev 42

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 42, 2009-06-13 16:01:20 GMT
  • Author: julius
  • Log message:
    Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.