OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [or1200/] [sim/] - Rev 477

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 477, 2011-01-15 05:48:25 GMT
  • Author: julius
  • Log message:
    ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
    Changed cache sizes of both instruction and data cache of reference design to 4kB each.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.