OpenCores

URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] - Rev 367

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

Rev 367, 2001-11-23 08:38:51 GMT
Author: lampret
Log message:
Changed DSR/DRR behavior and exception detection.

Path
/trunk/or1200/rtl/verilog/cpu.v
/trunk/or1200/rtl/verilog/defines.v
/trunk/or1200/rtl/verilog/du.v
/trunk/or1200/rtl/verilog/except.v
/trunk/or1200/rtl/verilog/or1200.v
/trunk/or1200/rtl/verilog/sprs.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.