OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [gen_or1k_isa/] [sources/] [opcode/] - Rev 344

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 344, 2001-11-14 11:33:53 GMT
  • Author: markom
  • Log message:
    added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.