OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [cpu/] - Rev 123

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 123, 2001-06-12 13:35:29 GMT
  • Author: markom
  • Log message:
    Bugs fixed:
    - l.rfe temporarly disables exceptions
    - l.sys does PC -= 4
    - breakpoints now supported at peripheria locations
    - uart0.rt/.tx nonexistent file segment fault

    Other modifications:
    - replaced string names to instruction indexes
    - execute.c executes specified (in ISA table) function
    - modified ISA table - flag needed for gdb
    - added or32.c, which supports or32.h
    - added new instructions l.mac, l.msb, l.maci, l.macrc
    and their executing functions (opcodes to be revisited)
    - added header acconfig.h
    - modified configuration files

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.