OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [orp/] [orp_soc/] [rtl/] [verilog/] [ps2.old/] - Rev 746

Rev

Directory listing | View Log | RSS feed

Last modification

  • Rev 746, 2002-03-21 16:55:46 GMT
  • Author: lampret
  • Log message:
    First import of the "new" XESS XSV environment.
Path
/trunk/orp
/trunk/orp/orp_soc
/trunk/orp/orp_soc/rtl
/trunk/orp/orp_soc/rtl/verilog
/trunk/orp/orp_soc/rtl/verilog/audio
/trunk/orp/orp_soc/rtl/verilog/audio/audio_codec_if.v
/trunk/orp/orp_soc/rtl/verilog/audio/audio_top.v
/trunk/orp/orp_soc/rtl/verilog/audio/audio_wb_if.v
/trunk/orp/orp_soc/rtl/verilog/audio/fifo_4095_16.v
/trunk/orp/orp_soc/rtl/verilog/audio/fifo_empty_16.v
/trunk/orp/orp_soc/rtl/verilog/dbg_interface
/trunk/orp/orp_soc/rtl/verilog/dbg_interface/dbg_crc8_d1.v
/trunk/orp/orp_soc/rtl/verilog/dbg_interface/dbg_defines.v
/trunk/orp/orp_soc/rtl/verilog/dbg_interface/dbg_register.v
/trunk/orp/orp_soc/rtl/verilog/dbg_interface/dbg_registers.v
/trunk/orp/orp_soc/rtl/verilog/dbg_interface/dbg_sync_clk1_clk2.v
/trunk/orp/orp_soc/rtl/verilog/dbg_interface/dbg_top.v
/trunk/orp/orp_soc/rtl/verilog/dbg_interface/dbg_trace.v
/trunk/orp/orp_soc/rtl/verilog/dbg_interface/timescale.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_clockgen.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_crc.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_defines.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_fifo.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_maccontrol.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_macstatus.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_miim.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_outputcontrol.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_random.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_receivecontrol.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_register.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_registers.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_rxaddrcheck.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_rxcounters.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_rxethmac.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_rxstatem.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_shiftreg.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_sync_clk1_clk2.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_top.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_transmitcontrol.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_txcounters.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_txethmac.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_txstatem.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_wishbone.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/eth_wishbonedma.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/generic_spram.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/generic_tpram.v
/trunk/orp/orp_soc/rtl/verilog/ethernet.old/timescale.v
/trunk/orp/orp_soc/rtl/verilog/mem_if
/trunk/orp/orp_soc/rtl/verilog/mem_if/flash_top.v
/trunk/orp/orp_soc/rtl/verilog/mem_if/sram_top.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old
/trunk/orp/orp_soc/rtl/verilog/or1200.old/changed.txt
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_alu.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_amultp2_32x32.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_cfgr.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_cpu.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_ctrl.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_dc_fsm.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_dc_ram.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_dc_tag.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_dc_top.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_defines.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_dmmu_tlb.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_dmmu_top.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_dpram_32x32.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_du.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_except.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_freeze.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_genpc.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_gmultp2_32x32.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_ic_fsm.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_ic_ram.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_ic_tag.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_ic_top.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_if.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_immu_tlb.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_immu_top.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_lsu.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_mem2reg.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_mult_mac.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_operandmuxes.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_pic.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_pm.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_reg2mem.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_rf.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_spram_64x14.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_spram_64x22.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_spram_64x24.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_spram_256x21.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_spram_512x20.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_spram_1024x8.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_spram_1024x32.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_spram_2048x8.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_spram_2048x32.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_sprs.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_top.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_tpram_32x32.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_tt.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_wbmux.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_wb_biu.v
/trunk/orp/orp_soc/rtl/verilog/or1200.old/or1200_xcv_ram32x8d.v
/trunk/orp/orp_soc/rtl/verilog/ps2.old
/trunk/orp/orp_soc/rtl/verilog/ps2.old/ps2_defines.v
/trunk/orp/orp_soc/rtl/verilog/ps2.old/ps2_io_ctrl.v
/trunk/orp/orp_soc/rtl/verilog/ps2.old/ps2_keyboard.v
/trunk/orp/orp_soc/rtl/verilog/ps2.old/ps2_top.v
/trunk/orp/orp_soc/rtl/verilog/ps2.old/ps2_translation_table.v
/trunk/orp/orp_soc/rtl/verilog/ps2.old/ps2_wb_if.v
/trunk/orp/orp_soc/rtl/verilog/ps2.old/timescale.v
/trunk/orp/orp_soc/rtl/verilog/ssvga
/trunk/orp/orp_soc/rtl/verilog/ssvga/crtc_iob.v
/trunk/orp/orp_soc/rtl/verilog/ssvga/pci_user_constants.v
/trunk/orp/orp_soc/rtl/verilog/ssvga/ssvga_crtc.v
/trunk/orp/orp_soc/rtl/verilog/ssvga/ssvga_defines.v
/trunk/orp/orp_soc/rtl/verilog/ssvga/ssvga_fifo.v
/trunk/orp/orp_soc/rtl/verilog/ssvga/ssvga_top.v
/trunk/orp/orp_soc/rtl/verilog/ssvga/ssvga_wbm_if.v
/trunk/orp/orp_soc/rtl/verilog/ssvga/ssvga_wbs_if.v
/trunk/orp/orp_soc/rtl/verilog/ssvga/timescale.v
/trunk/orp/orp_soc/rtl/verilog/ssvga/top.v
/trunk/orp/orp_soc/rtl/verilog/tc_top.v
/trunk/orp/orp_soc/rtl/verilog/tdm_slave_if.v
/trunk/orp/orp_soc/rtl/verilog/uart16550.old
/trunk/orp/orp_soc/rtl/verilog/uart16550.old/timescale.v
/trunk/orp/orp_soc/rtl/verilog/uart16550.old/uart_debug_if.v
/trunk/orp/orp_soc/rtl/verilog/uart16550.old/uart_defines.v
/trunk/orp/orp_soc/rtl/verilog/uart16550.old/uart_fifo.v
/trunk/orp/orp_soc/rtl/verilog/uart16550.old/uart_receiver.v
/trunk/orp/orp_soc/rtl/verilog/uart16550.old/uart_regs.v
/trunk/orp/orp_soc/rtl/verilog/uart16550.old/uart_top.v
/trunk/orp/orp_soc/rtl/verilog/uart16550.old/uart_transmitter.v
/trunk/orp/orp_soc/rtl/verilog/uart16550.old/uart_wb.v
/trunk/orp/orp_soc/rtl/verilog/xsv_fpga_defines.v
/trunk/orp/orp_soc/rtl/verilog/xsv_fpga_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.