OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] - Rev 39

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 39, 2007-01-12 23:05:06 GMT
  • Author: jlechner
  • Log message:
    - Added wr_enable signals for imem and dmem
    - Changed signals for register lock unit (this concerns id-stage and write-back-stage)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.