OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] - Rev 90

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 90, 2007-01-14 17:47:51 GMT
  • Author: jlechner
  • Log message:
    Added output signal for clearing all register locks when a branch instruction is executed.
    This is necessary because the id stage could have locked registers for an instruction
    that is cleared out of the pipeline due to the branch.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.