OpenCores
URL https://opencores.org/ocsvn/single_port/single_port/trunk

Subversion Repositories single_port

[/] [single_port/] [trunk/] [VHDL/] - Rev 14

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 14, 2007-11-17 12:53:00 GMT
  • Author: mgeng
  • Log message:
    Address is only converted to integer when chip enable is active in order to avoid simulator warnings

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.