OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 19

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 19, 2010-04-27 23:11:16 GMT
  • Author: jt_eaton
  • Log message:
    added serial_xmit module
    updated and added docs
Path
/socgen/trunk/doc/pdf
/socgen/trunk/doc/pdf/guide_names.pdf
/socgen/trunk/doc/src/drawing
/socgen/trunk/doc/src/drawing/sch
/socgen/trunk/doc/src/drawing/sch/naming_guide_1.png
/socgen/trunk/doc/src/drawing/sch/naming_guide_1.sch
/socgen/trunk/doc/src/drawing/sym
/socgen/trunk/doc/src/guides
/socgen/trunk/doc/src/guides/guide_names.html
/socgen/trunk/doc/src/guides/reset_sys_design.html
/socgen/trunk/doc/template
/socgen/trunk/doc/template/template.html
/socgen/trunk/geda/dot_gEDA/gschemrc
/socgen/trunk/lib/cde_divider
/socgen/trunk/lib/cde_divider/cde_divider.v
/socgen/trunk/lib/cde_prescale
/socgen/trunk/lib/cde_prescale/cde_prescale.v
/socgen/trunk/lib/cde_serial_rcvr
/socgen/trunk/lib/cde_serial_rcvr/cde_serial_rcvr.v
/socgen/trunk/lib/cde_serial_xmit
/socgen/trunk/lib/cde_serial_xmit/cde_serial_xmit.v
/socgen/trunk/lib/cde_sram/cde_sram.v
/socgen/trunk/lib/cde_sync
/socgen/trunk/lib/cde_synchronizers
/socgen/trunk/lib/cde_synchronizers/cde_sync.v
/socgen/trunk/lib/cde_synchronizers/cde_sync_with_hysteresis.v
/socgen/trunk/lib/cde_synchronizers/cde_sync_with_reset.v
/socgen/trunk/lib/doc
/socgen/trunk/lib/doc/drawing
/socgen/trunk/lib/doc/drawing/sch
/socgen/trunk/lib/doc/drawing/sym
/socgen/trunk/lib/doc/drawing/sym/cde_asyncdisable.sym
/socgen/trunk/lib/doc/drawing/sym/cde_clk_diff_testmux.sym
/socgen/trunk/lib/doc/drawing/sym/cde_clk_gater.sym
/socgen/trunk/lib/doc/drawing/sym/cde_clk_testmux.sym
/socgen/trunk/lib/doc/drawing/sym/cde_clock_sys.sym
/socgen/trunk/lib/doc/drawing/sym/cde_clock_sys_mult.sym
/socgen/trunk/lib/doc/drawing/sym/cde_divider.sym
/socgen/trunk/lib/doc/drawing/sym/cde_jtag.sym
/socgen/trunk/lib/doc/drawing/sym/cde_jtag_rpc_reg.sym
/socgen/trunk/lib/doc/drawing/sym/cde_lifo.sym
/socgen/trunk/lib/doc/drawing/sym/cde_pad_se_dig.sym
/socgen/trunk/lib/doc/drawing/sym/cde_prescale.sym
/socgen/trunk/lib/doc/drawing/sym/cde_reset.sym
/socgen/trunk/lib/doc/drawing/sym/cde_serial_rcvr.sym
/socgen/trunk/lib/doc/drawing/sym/cde_serial_xmit.sym
/socgen/trunk/lib/doc/drawing/sym/cde_sram.sym
/socgen/trunk/lib/doc/drawing/sym/cde_sync.sym
/socgen/trunk/lib/doc/drawing/sym/cde_sync_with_hysteresis.sym
/socgen/trunk/lib/doc/drawing/sym/cde_sync_with_reset.sym
/socgen/trunk/lib/doc/html
/socgen/trunk/lib/doc/html/cde_divider.html
/socgen/trunk/lib/doc/html/cde_pads.html
/socgen/trunk/lib/doc/html/cde_pad_se_dig.html
/socgen/trunk/lib/doc/html/cde_prescale.html
/socgen/trunk/lib/doc/html/cde_serial_rcvr.html
/socgen/trunk/lib/doc/html/cde_serial_xmit.html
/socgen/trunk/lib/doc/html/cde_sram.html
/socgen/trunk/lib/doc/html/cde_sync.html
/socgen/trunk/lib/doc/html/cde_synchronizers.html
/socgen/trunk/lib/doc/html/cde_sync_with_hysteresis.html
/socgen/trunk/lib/doc/html/cde_sync_with_reset.html
/socgen/trunk/lib/doc/index.html
/socgen/trunk/lib/doc/pdf
/socgen/trunk/lib/doc/pdf/cde_sram.pdf
/socgen/trunk/lib/doc/png
/socgen/trunk/lib/doc/png/cde_asyncdisable.png
/socgen/trunk/lib/doc/png/cde_clk_diff_testmux.png
/socgen/trunk/lib/doc/png/cde_clk_gater.png
/socgen/trunk/lib/doc/png/cde_clk_testmux.png
/socgen/trunk/lib/doc/png/cde_clock_sys.png
/socgen/trunk/lib/doc/png/cde_divider.png
/socgen/trunk/lib/doc/png/cde_jtag.png
/socgen/trunk/lib/doc/png/cde_jtag_rpc_reg.png
/socgen/trunk/lib/doc/png/cde_lifo.png
/socgen/trunk/lib/doc/png/cde_pad_se_dig.png
/socgen/trunk/lib/doc/png/cde_prescale.png
/socgen/trunk/lib/doc/png/cde_reset.png
/socgen/trunk/lib/doc/png/cde_serial_rcvr.png
/socgen/trunk/lib/doc/png/cde_serial_xmit.png
/socgen/trunk/lib/doc/png/cde_sram.png
/socgen/trunk/lib/doc/png/cde_sync.png
/socgen/trunk/lib/doc/png/cde_sync_with_hysteresis.png
/socgen/trunk/lib/doc/png/cde_sync_with_reset.png
/socgen/trunk/Makefile
/socgen/trunk/projects/logic/ip/io_module/doc/geda/drawing/filelist
/socgen/trunk/projects/logic/ip/io_module/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/io_module/sim/run/default/liblist
/socgen/trunk/projects/logic/ip/ps2_interface/doc/geda/drawing/filelist
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/liblist
/socgen/trunk/projects/logic/ip/serial_xmit
/socgen/trunk/projects/logic/ip/serial_xmit/bin
/socgen/trunk/projects/logic/ip/serial_xmit/bin/Makefile
/socgen/trunk/projects/logic/ip/serial_xmit/doc
/socgen/trunk/projects/logic/ip/serial_xmit/doc/copyright.v
/socgen/trunk/projects/logic/ip/serial_xmit/doc/geda
/socgen/trunk/projects/logic/ip/serial_xmit/doc/geda/drawing
/socgen/trunk/projects/logic/ip/serial_xmit/doc/geda/drawing/filelist
/socgen/trunk/projects/logic/ip/serial_xmit/doc/geda/drawing/sch
/socgen/trunk/projects/logic/ip/serial_xmit/doc/geda/drawing/sch/serial_xmit.sch
/socgen/trunk/projects/logic/ip/serial_xmit/doc/geda/drawing/sym
/socgen/trunk/projects/logic/ip/serial_xmit/doc/geda/drawing/sym/serial_xmit.sym
/socgen/trunk/projects/logic/ip/serial_xmit/doc/html
/socgen/trunk/projects/logic/ip/serial_xmit/doc/html/serial_xmit.html
/socgen/trunk/projects/logic/ip/serial_xmit/doc/index.html
/socgen/trunk/projects/logic/ip/serial_xmit/doc/png
/socgen/trunk/projects/logic/ip/serial_xmit/doc/png/serial_xmit.png
/socgen/trunk/projects/logic/ip/serial_xmit/doc/timing
/socgen/trunk/projects/logic/ip/serial_xmit/rtl
/socgen/trunk/projects/logic/ip/serial_xmit/rtl/variants
/socgen/trunk/projects/logic/ip/serial_xmit/rtl/variants/serial_xmit
/socgen/trunk/projects/logic/ip/serial_xmit/rtl/variants/serial_xmit/serial_xmit_defines.v
/socgen/trunk/projects/logic/ip/serial_xmit/rtl/verilog
/socgen/trunk/projects/logic/ip/serial_xmit/rtl/verilog/serial_xmit.v
/socgen/trunk/projects/logic/ip/serial_xmit/sim
/socgen/trunk/projects/logic/ip/serial_xmit/sim/bin
/socgen/trunk/projects/logic/ip/serial_xmit/sim/bin/Makefile
/socgen/trunk/projects/logic/ip/serial_xmit/sim/log
/socgen/trunk/projects/logic/ip/serial_xmit/sim/out
/socgen/trunk/projects/logic/ip/serial_xmit/sim/run
/socgen/trunk/projects/logic/ip/serial_xmit/sim/run/default
/socgen/trunk/projects/logic/ip/serial_xmit/sim/run/default/dmp_define
/socgen/trunk/projects/logic/ip/serial_xmit/sim/run/default/dut
/socgen/trunk/projects/logic/ip/serial_xmit/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/serial_xmit/sim/run/default/liblist
/socgen/trunk/projects/logic/ip/serial_xmit/sim/run/default/modellist
/socgen/trunk/projects/logic/ip/serial_xmit/sim/run/default/TB.defs
/socgen/trunk/projects/logic/ip/serial_xmit/sim/run/default/test_define
/socgen/trunk/projects/logic/ip/serial_xmit/syn
/socgen/trunk/projects/logic/ip/uart/rtl/variants/uart/uart_defines.v
/socgen/trunk/projects/logic/ip/uart/rtl/verilog/uart.v
/socgen/trunk/projects/logic/ip/uart/rtl/verilog/uart_baudgen.v
/socgen/trunk/projects/logic/ip/uart/rtl/verilog/uart_xmit.v
/socgen/trunk/projects/logic/ip/uart/sim/run/default/dut
/socgen/trunk/projects/logic/ip/uart/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/uart/sim/run/default/liblist
/socgen/trunk/projects/logic/ip/uart/sim/run/default/test_define
/socgen/trunk/projects/pic_micro/children/logic/ip/serial_xmit
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/verilog/mrisc_register_file.v
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop/core.v
/socgen/trunk/projects/pic_micro/ip/soc_mouse/doc/geda/drawing/filelist
/socgen/trunk/projects/pic_micro/ip/soc_mouse/rtl/verilog/soc_mouse.v
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/run/mouse_mrisc/filelist
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/run/mouse_mrisc/liblist
/socgen/trunk/projects/pic_micro/ip/soc_mouse/syn/Basys_mouse_mrisc/filelist

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.