OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 66

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 66, 2010-10-12 03:05:25 GMT
  • Author: jt_eaton
  • Log message:
    converted sims to use parameters
    added msp and 6502 software installs
Path
/socgen/trunk/bench/verilog/TestBench
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/dut
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/test_define
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/run/default/dut
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/io_module/sim/run/default/dut
/socgen/trunk/projects/logic/ip/io_module/sim/run/mouse/dut
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/dut
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/mouse/dut
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/mouse/params.sim
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run/default/dut
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run/default/test_define
/socgen/trunk/projects/logic/ip/uart/sim/run/default/dut
/socgen/trunk/projects/logic/ip/uart/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/uart/sim/run/divide/dut
/socgen/trunk/projects/logic/ip/uart/sim/run/divide/params.sim
/socgen/trunk/projects/logic/ip/usb_epp/sim/run/default/dut
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/dut
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/TB.defs
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/dut
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/params.sim
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/variants/T6502/defines.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/control.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/cpu.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/sequencer.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/xml/T6502.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/inst_2_test/dut
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_irq_2/dut
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_poll_2/dut
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/irq_2_test/dut
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/kim_2/dut
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/tim_2/dut
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/tim_2/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/run/alu_logic_test/dut
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/bin
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/bin/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/copyright.v
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/geda
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/geda/drawing
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/geda/drawing/filelist
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/geda/drawing/sch
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/geda/drawing/sym
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/html
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/orig6502.txt
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/png
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/Readme.txt
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/spec.odt
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/T6502_doc.txt
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/doc/timing
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/rtl
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/rtl/variants
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/rtl/variants/T6502_inst_decode
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/rtl/variants/T6502_inst_decode/defines.v
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/rtl/verilog
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/rtl/verilog/top.v
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/rtl/xml
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/rtl/xml/T6502_inst_decode.xml
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/sim
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/sim/bin
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/sim/bin/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/sim/cov
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/sim/cov/T6502_inst_decode
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/sim/cov/T6502_inst_decode/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/sim/log
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/sim/out
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/sim/run
/socgen/trunk/projects/Mos6502/ip/T6502_inst_decode/syn
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/bin
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/bin/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/copyright.v
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/geda
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/geda/drawing
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/geda/drawing/filelist
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/geda/drawing/sch
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/geda/drawing/sym
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/html
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/orig6502.txt
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/png
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/Readme.txt
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/spec.odt
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/T6502_doc.txt
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/doc/timing
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/rtl
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/rtl/variants
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/rtl/variants/T6502_state_fsm
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/rtl/variants/T6502_state_fsm/defines.v
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/rtl/verilog
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/rtl/verilog/top.v
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/rtl/xml
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/rtl/xml/T6502_state_fsm.xml
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/sim
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/sim/bin
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/sim/bin/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/sim/cov
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/sim/cov/T6502_state_fsm
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/sim/cov/T6502_state_fsm/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/sim/log
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/sim/out
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/sim/run
/socgen/trunk/projects/Mos6502/ip/T6502_state_fsm/syn
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/TB.defs
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/run/mouse_mrisc/dut
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/run/mouse_mrisc/params.sim
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/run/mouse_mrisc/TB.defs
/socgen/trunk/tools/bin/soc_link
/socgen/trunk/tools/install/crasm
/socgen/trunk/tools/install/crasm/Makefile
/socgen/trunk/tools/install/msp430-gcc-4.4.3
/socgen/trunk/tools/install/msp430-gcc-4.4.3/Makefile
/socgen/trunk/tools/install/msp430-gcc-4.4.3/Readme.txt
/socgen/trunk/tools/install/Ubuntu_10.10/Makefile
/socgen/trunk/tools/Jtag_programmers
/socgen/trunk/tools/Jtag_programmers/debug
/socgen/trunk/tools/Jtag_programmers/debug/fpga_load
/socgen/trunk/tools/Jtag_programmers/debug/impact_bat
/socgen/trunk/tools/Jtag_programmers/etc
/socgen/trunk/tools/Jtag_programmers/etc/udev
/socgen/trunk/tools/Jtag_programmers/etc/udev/rules.d
/socgen/trunk/tools/Jtag_programmers/etc/udev/rules.d/40-basic-permissions.rules
/socgen/trunk/tools/Jtag_programmers/etc/udev/rules.d/xusbdfwu.rules
/socgen/trunk/tools/Jtag_programmers/Makefile
/socgen/trunk/tools/Jtag_programmers/README.txt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.