OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [reset/] [doc/] [html/] - Rev 135

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 135, 2016-11-01 19:03:14 GMT
  • Author: jt_eaton
  • Log message:
    resynced with socgen, Release V1.0.0 changed tool lic to apache 2.0
Path
/socgen/trunk/both
/socgen/trunk/clean
/socgen/trunk/common/geda-project.org
/socgen/trunk/common/geda-project.org/gEDA
/socgen/trunk/common/geda-project.org/gEDA/frames
/socgen/trunk/common/geda-project.org/gEDA/frames/frame_320x240.sym
/socgen/trunk/common/geda-project.org/gEDA/frames/frame_640x480.sym
/socgen/trunk/common/geda-project.org/gEDA/frames/frame_800x600.sym
/socgen/trunk/common/geda-project.org/gEDA/frames/frame_1200x768.sym
/socgen/trunk/common/geda-project.org/gEDA/frames/frame_1280x960.sym
/socgen/trunk/common/geda-project.org/gEDA/frames/frame_1600x1200.sym
/socgen/trunk/common/geda-project.org/gEDA/frames/frame_3200x2400.sym
/socgen/trunk/common/geda-project.org/gEDA/logic
/socgen/trunk/common/geda-project.org/gEDA/logic/AND
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/and2.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/and3.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/and4.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/and5.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/and6.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/and7.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/and8.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/and9.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and2.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and3.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and4.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and5.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and6.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and7.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and8.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/AND/demorgan/and9.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/INV
/socgen/trunk/common/geda-project.org/gEDA/logic/INV/not.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand2.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand3.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand4.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand5.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand6.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand7.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand8.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/demorgan/nand9.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand2.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand3.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand4.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand5.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand6.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand7.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand8.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NAND/nand9.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor2.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor3.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor4.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor5.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor6.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor7.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor8.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/demorgan/nor9.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor2.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor3.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor4.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor5.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor6.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor7.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor8.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/NOR/nor9.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or2.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or3.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or4.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or5.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or6.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or7.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or8.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/demorgan/or9.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/or2.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/or3.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/or4.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/or5.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/or6.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/or7.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/or8.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/OR/or9.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/PORTS
/socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/in_port.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/in_port_vector.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/io_port.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/io_port_vector.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/out_port.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/PORTS/out_port_vector.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XNOR
/socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor2.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor3.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor4.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor5.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor6.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor7.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor8.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XNOR/xnor9.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XOR
/socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor2.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor3.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor4.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor5.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor6.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor7.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor8.sym
/socgen/trunk/common/geda-project.org/gEDA/logic/XOR/xor9.sym
/socgen/trunk/common/geda-project.org/symbols
/socgen/trunk/common/geda-project.org/symbols/license
/socgen/trunk/common/geda-project.org/symbols/license/LICENSE-2.0.txt
/socgen/trunk/common/geda-project.org/symbols/primitives
/socgen/trunk/common/geda-project.org/symbols/primitives/gates
/socgen/trunk/common/geda-project.org/symbols/primitives/gates/xml
/socgen/trunk/common/geda-project.org/symbols/primitives/gates/xml/gates_def.xml
/socgen/trunk/common/geda-project.org/symbols/primitives/pads
/socgen/trunk/common/geda-project.org/symbols/primitives/pads/xml
/socgen/trunk/common/geda-project.org/symbols/primitives/pads/xml/pads_def.xml
/socgen/trunk/common/geda-project.org/symbols/primitives/pins
/socgen/trunk/common/geda-project.org/symbols/primitives/pins/xml
/socgen/trunk/common/geda-project.org/symbols/primitives/pins/xml/pins_def.xml
/socgen/trunk/common/opencores.org/Busdefs/adhoc
/socgen/trunk/common/opencores.org/Busdefs/adhoc/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/adhoc/doc
/socgen/trunk/common/opencores.org/Busdefs/adhoc/doc/Heda
/socgen/trunk/common/opencores.org/Busdefs/adhoc/doc/Heda/absDef
/socgen/trunk/common/opencores.org/Busdefs/adhoc/doc/Heda/absDef/enable_rtl.txt
/socgen/trunk/common/opencores.org/Busdefs/adhoc/doc/Heda/busDef
/socgen/trunk/common/opencores.org/Busdefs/adhoc/doc/Heda/busDef/enable_def.txt
/socgen/trunk/common/opencores.org/Busdefs/adhoc/xml
/socgen/trunk/common/opencores.org/Busdefs/adhoc/xml/adhoc_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/adhoc/xml/adhoc_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/axi
/socgen/trunk/common/opencores.org/Busdefs/axi/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/axi/xml
/socgen/trunk/common/opencores.org/Busdefs/axi/xml/axi_4_bus_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/axi/xml/axi_4_bus_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/clock/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/clock/xml/clock_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/clock/xml/clock_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/enable/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/enable/xml/enable_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/enable/xml/enable_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/ext_bus/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/ext_bus/xml/ext_bus_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/ext_bus/xml/ext_bus_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/micro_bus/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/micro_bus/xml/micro_bus_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/micro_bus/xml/micro_bus_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/or1k/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_cpu.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_cpu_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_dbg.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_dbg_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_spr.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/or1k/xml/or1k_spr_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/pad/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/pad/xml/pad_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/pad/xml/pad_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/pad/xml/pad_mux_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/pad/xml/pad_ring_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/ps2/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/ps2/xml/ps2_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/ps2/xml/ps2_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/reset/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/reset/xml/reset_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/reset/xml/reset_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/spi
/socgen/trunk/common/opencores.org/Busdefs/spi/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/spi/doc
/socgen/trunk/common/opencores.org/Busdefs/spi/doc/Heda
/socgen/trunk/common/opencores.org/Busdefs/spi/doc/Heda/absDef
/socgen/trunk/common/opencores.org/Busdefs/spi/doc/Heda/absDef/ps2_rtl.txt
/socgen/trunk/common/opencores.org/Busdefs/spi/doc/Heda/busDef
/socgen/trunk/common/opencores.org/Busdefs/spi/doc/Heda/busDef/ps2_def.txt
/socgen/trunk/common/opencores.org/Busdefs/spi/xml
/socgen/trunk/common/opencores.org/Busdefs/spi/xml/spi_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/spi/xml/spi_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/uart/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/uart/xml/uart_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/uart/xml/uart_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/vga/componentCfg.xml
/socgen/trunk/common/opencores.org/Busdefs/vga/xml/vga_def.busDefinition.xml
/socgen/trunk/common/opencores.org/Busdefs/vga/xml/vga_def_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/cde/bin
/socgen/trunk/common/opencores.org/cde/doc/html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_and_def.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_buf_def.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_inv_def.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_mux_def.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_nand_def.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_nor_def.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_or_def.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_pad_in_dig.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_pad_od_dig.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_pad_out_dig.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_pad_se_dig.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_pad_tri_dig.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_reg_def.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_reg_rst.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_reg_set.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_xnor_def.html
/socgen/trunk/common/opencores.org/cde/doc/html/cde_xor_def.html
/socgen/trunk/common/opencores.org/cde/ip/clock/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/html/cde_clock_dll.html
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/html/cde_clock_gater.html
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/html/cde_clock_sys.html
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/html/cde_clock_testmux.html
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_dll_sch.png
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_dll_sym.png
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_gater_sch.png
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_gater_sym.png
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_sys_sch.png
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_sys_sym.png
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/png/cde_clock_testmux_sym.png
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/sch/cde_clock_dll.sch
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/sch/cde_clock_gater.sch
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/sym/cde_clock_dll.sym
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/sym/cde_clock_gater.sym
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/sym/cde_clock_sys.sym
/socgen/trunk/common/opencores.org/cde/ip/clock/doc/sym/cde_clock_testmux.sym
/socgen/trunk/common/opencores.org/cde/ip/clock/rtl/xml/cde_clock_dll.xml
/socgen/trunk/common/opencores.org/cde/ip/clock/rtl/xml/cde_clock_gater.xml
/socgen/trunk/common/opencores.org/cde/ip/clock/rtl/xml/cde_clock_sys.design.xml
/socgen/trunk/common/opencores.org/cde/ip/clock/rtl/xml/cde_clock_sys.xml
/socgen/trunk/common/opencores.org/cde/ip/clock/rtl/xml/cde_clock_testmux.xml
/socgen/trunk/common/opencores.org/cde/ip/clock/sim
/socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches
/socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches/verilog
/socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches/verilog/tb.rpc_2
/socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches/xml
/socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches/xml/cde_clock_bfm.design.xml
/socgen/trunk/common/opencores.org/cde/ip/clock/sim/testbenches/xml/cde_clock_sys_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/divider/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/divider/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/divider/doc/html/cde_divider_def.html
/socgen/trunk/common/opencores.org/cde/ip/divider/doc/png
/socgen/trunk/common/opencores.org/cde/ip/divider/doc/png/cde_divider_def_sch.png
/socgen/trunk/common/opencores.org/cde/ip/divider/doc/png/cde_divider_def_sym.png
/socgen/trunk/common/opencores.org/cde/ip/divider/doc/sch
/socgen/trunk/common/opencores.org/cde/ip/divider/doc/sch/cde_divider_def.sch
/socgen/trunk/common/opencores.org/cde/ip/divider/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/divider/doc/sym/cde_divider_def.sym
/socgen/trunk/common/opencores.org/cde/ip/divider/rtl/xml/cde_divider_def.xml
/socgen/trunk/common/opencores.org/cde/ip/fifo/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/html/cde_fifo_def.html
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/png
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/png/cde_fifo_def_sch.png
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/png/cde_fifo_def_sym.png
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/png/cde_fifo_ucb_sch.png
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/png/cde_fifo_ucb_sym.png
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/sch
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/sch/cde_fifo_def.sch
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/sch/cde_fifo_ucb.sch
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/fifo/doc/sym/cde_fifo_def.sym
/socgen/trunk/common/opencores.org/cde/ip/fifo/rtl/xml/cde_fifo_def.design.xml
/socgen/trunk/common/opencores.org/cde/ip/fifo/rtl/xml/cde_fifo_def.xml
/socgen/trunk/common/opencores.org/cde/ip/fifo/sim/bin
/socgen/trunk/common/opencores.org/cde/ip/fifo/sim/icarus/default/test_define
/socgen/trunk/common/opencores.org/cde/ip/fifo/sim/icarus/default/wave.sav
/socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/verilog
/socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/verilog/tb
/socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/xml/cde_fifo_bfm.design.xml
/socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/xml/cde_fifo_def_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/xml/cde_fifo_def_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/xml/cde_fifo_def_tb.xml
/socgen/trunk/common/opencores.org/cde/ip/fifo/sim/testbenches/xml/fifo_def_duth.design.xml
/socgen/trunk/common/opencores.org/cde/ip/gates
/socgen/trunk/common/opencores.org/cde/ip/gates/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/doc
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/gafrc
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/html
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_and.html
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_buf.html
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_inv.html
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_mux.html
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_nand.html
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_nor.html
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_or.html
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_xnor.html
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/html/cde_gates_xor.html
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/mk_png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_and_demorgan_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_and_sch.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_and_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_buf_sch.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_buf_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_buf_vector_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_inv_sch.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_inv_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_inv_vector_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_mux_sch.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_mux_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nand_demorgan_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nand_sch.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nand_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nor_demorgan_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nor_sch.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_nor_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_or_demorgan_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_or_sch.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_or_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_xnor_sch.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_xnor_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_xor_sch.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/png/cde_gates_xor_sym.png
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_and.sch
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_buf.sch
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_inv.sch
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_mux.sch
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_nand.sch
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_nor.sch
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_or.sch
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_xnor.sch
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sch/cde_gates_xor.sch
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_and.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_and_demorgan.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_buf.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_buf_vector.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_inv.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_inv_vector.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_mux.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_nand.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_nand_demorgan.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_nor.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_nor_demorgan.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_or.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_or_demorgan.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_xnor.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/doc/sym/cde_gates_xor.sym
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/and
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/buf
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/copyright
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/inv
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/mux
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/nand
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/nor
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/or
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/xnor
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/verilog/xor
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_and.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_buf.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_inv.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_mux.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_nand.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_nor.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_or.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_xnor.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/rtl/xml/cde_gates_xor.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/sim
/socgen/trunk/common/opencores.org/cde/ip/gates/sim/testbenches
/socgen/trunk/common/opencores.org/cde/ip/gates/sim/testbenches/xml
/socgen/trunk/common/opencores.org/cde/ip/gates/sim/testbenches/xml/cde_gates_bfm.design.xml
/socgen/trunk/common/opencores.org/cde/ip/gates/sim/testbenches/xml/cde_gates_sys_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/bin
/socgen/trunk/common/opencores.org/cde/ip/jtag/busDef/xml/jtag_def.busDefinition.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/busDef/xml/jtag_rpc.busDefinition.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/busDef/xml/jtag_rpc_classic_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/busDef/xml/jtag_rpc_rtl.abstractionDefinition.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_classic_cmd_sync.html
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_classic_rpc_in_reg.html
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_classic_rpc_reg.html
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_classic_sync.html
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_rpc_in_reg.html
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_rpc_reg.html
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_sync.html
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_tap.html
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_tap_logic.html
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/html/cde_jtag_tap_sm.html
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_cmd_sync_sch.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_cmd_sync_sym.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_rpc_in_reg_sch.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_rpc_in_reg_sym.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_rpc_reg_sch.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_rpc_reg_sym.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_sync_sch.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_classic_sync_sym.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_rpc_in_reg_sch.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_rpc_in_reg_sym.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_rpc_reg_sch.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_rpc_reg_sym.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_logic_sch.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_logic_sym.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_sch.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_sm_sch.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_sm_sym.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/png/cde_jtag_tap_sym.png
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_classic_cmd_sync.sch
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_classic_rpc_in_reg.sch
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_classic_rpc_reg.sch
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_classic_sync.sch
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_rpc_in_reg.sch
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_rpc_reg.sch
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_tap.sch
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_tap_logic.sch
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sch/cde_jtag_tap_sm.sch
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_classic_cmd_sync.sym
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_classic_rpc_in_reg.sym
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_classic_rpc_reg.sym
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_classic_sync.sym
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_rpc_in_reg.sym
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_rpc_reg.sym
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_tap.sym
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_tap_logic.sym
/socgen/trunk/common/opencores.org/cde/ip/jtag/doc/sym/cde_jtag_tap_sm.sym
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/classic_cmd_sync
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/jtag_tap
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/jtag_tap_logic.v
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/jtag_tap_sm.v
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/SYNTHESIS
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/SYNTHESYS
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/tap
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/tap_logic
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/tap_sm
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/verilog/top
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_classic_cmd_sync.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_classic_rpc_in_reg.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_classic_rpc_reg.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_classic_sync.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_rpc_in_reg.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_rpc_reg.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_sync.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_tap.design.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_tap.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_tap_logic.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/rtl/xml/cde_jtag_tap_sm.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/bin
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/icarus/default/wave.sav
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_bfm.design.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_classic_bfm.design.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_classic_sync_bfm.design.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_classic_sync_tb.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_classic_tb.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_tap_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/cde_jtag_tap_tb.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_classic_rpc_in_reg_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_classic_rpc_in_reg_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_classic_rpc_reg_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_classic_rpc_reg_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_rpc_in_reg_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_rpc_in_reg_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_rpc_reg_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_rpc_reg_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_tap_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_tap_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/jtag/sim/testbenches/xml/jtag_tap_duth.design.xml
/socgen/trunk/common/opencores.org/cde/ip/lifo/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/lifo/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/lifo/doc/html/cde_lifo_def.html
/socgen/trunk/common/opencores.org/cde/ip/lifo/doc/png
/socgen/trunk/common/opencores.org/cde/ip/lifo/doc/png/cde_lifo_def_sch.png
/socgen/trunk/common/opencores.org/cde/ip/lifo/doc/png/cde_lifo_def_sym.png
/socgen/trunk/common/opencores.org/cde/ip/lifo/doc/sch
/socgen/trunk/common/opencores.org/cde/ip/lifo/doc/sch/cde_lifo_def.sch
/socgen/trunk/common/opencores.org/cde/ip/lifo/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/lifo/doc/sym/cde_lifo_def.sym
/socgen/trunk/common/opencores.org/cde/ip/lifo/rtl/xml/cde_lifo_def.design.xml
/socgen/trunk/common/opencores.org/cde/ip/lifo/rtl/xml/cde_lifo_def.xml
/socgen/trunk/common/opencores.org/cde/ip/lifo/sim/bin
/socgen/trunk/common/opencores.org/cde/ip/lifo/sim/testbenches/xml/cde_lifo_def_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/lifo/sim/testbenches/xml/cde_lifo_def_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/lifo/sim/testbenches/xml/lifo_def_duth.design.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/html/cde_mult_generic.html
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/html/cde_mult_ord_r4.html
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/html/cde_mult_serial.html
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/png
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_generic_sch.png
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_generic_sym.png
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_ord_r4_sch.png
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_ord_r4_sym.png
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_serial_sch.png
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/png/cde_mult_serial_sym.png
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/sch
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/sch/cde_mult_generic.sch
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/sch/cde_mult_ord_r4.sch
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/sch/cde_mult_serial.sch
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/sym/cde_mult_generic.sym
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/sym/cde_mult_ord_r4.sym
/socgen/trunk/common/opencores.org/cde/ip/mult/doc/sym/cde_mult_serial.sym
/socgen/trunk/common/opencores.org/cde/ip/mult/rtl/verilog/top.generic
/socgen/trunk/common/opencores.org/cde/ip/mult/rtl/verilog/top.ord_r4
/socgen/trunk/common/opencores.org/cde/ip/mult/rtl/verilog/top.serial
/socgen/trunk/common/opencores.org/cde/ip/mult/rtl/xml/cde_mult_generic.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/rtl/xml/cde_mult_ord_r4.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/rtl/xml/cde_mult_serial.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/bin
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/verilog/synthesys
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/verilog/top
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/verilog/top.64
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_bfm.design.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_generic_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_generic_tb.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_ord_r4_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_ord_r4_tb.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_serial_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/cde_mult_serial_tb.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_generic_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_generic_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_ord_r4_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_ord_r4_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_serial_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/mult/sim/testbenches/xml/mult_serial_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/html/cde_pad_in_dig.html
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/html/cde_pad_od_dig.html
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/html/cde_pad_out_dig.html
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/html/cde_pad_se_dig.html
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/html/cde_pad_tri_dig.html
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_in_dig_sch.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_in_dig_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_in_dig_vector_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_od_dig_sch.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_od_dig_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_od_dig_vector_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_out_dig_sch.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_out_dig_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_out_dig_vector_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_se_dig_sch.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_se_dig_scmd_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_se_dig_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_se_dig_vector_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_tri_dig_sch.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_tri_dig_scmd_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_tri_dig_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/png/cde_pad_tri_dig_vector_sym.png
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sch/cde_pad_in_dig.sch
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sch/cde_pad_od_dig.sch
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sch/cde_pad_out_dig.sch
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sch/cde_pad_se_dig.sch
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sch/cde_pad_tri_dig.sch
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_in_dig.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_in_dig_vector.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_od_dig.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_od_dig_vector.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_out_dig.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_out_dig_vector.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_se_dig.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_se_dig_scmd.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_se_dig_vector.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_tri_dig.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_tri_dig_scmd.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/doc/sym/cde_pad_tri_dig_vector.sym
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_in_adhoc
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_in_dig.v
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_od_dig.v
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_out_adhoc
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_out_dig.v
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_se0_dig
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_se0_dig.v
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_se_dig
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_se_dig.v
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/verilog/pad_tri_dig.v
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_in_adhoc.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_in_dig.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_od_dig.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_out_adhoc.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_out_dig.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_se0_dig.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_se_dig.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/rtl/xml/cde_pad_tri_dig.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/sim
/socgen/trunk/common/opencores.org/cde/ip/pad/sim/testbenches
/socgen/trunk/common/opencores.org/cde/ip/pad/sim/testbenches/xml
/socgen/trunk/common/opencores.org/cde/ip/pad/sim/testbenches/xml/cde_pads.design.xml
/socgen/trunk/common/opencores.org/cde/ip/pad/sim/testbenches/xml/cde_pads_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/reg
/socgen/trunk/common/opencores.org/cde/ip/reg/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/reg/doc
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/html
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/html/cde_reg_def.html
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/html/cde_reg_rst.html
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/html/cde_reg_set.html
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/png
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_def_sch.png
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_def_sym.png
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_def_vector_sym.png
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_rst_sch.png
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_rst_sym.png
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_rst_vector_sym.png
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_set_sch.png
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_set_sym.png
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/png/cde_reg_set_vector_sym.png
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sch
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sch/cde_reg_def.sch
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sch/cde_reg_rst.sch
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sch/cde_reg_set.sch
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_def.sym
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_def_vector.sym
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_rst.sym
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_rst_vector.sym
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_set.sym
/socgen/trunk/common/opencores.org/cde/ip/reg/doc/sym/cde_reg_set_vector.sym
/socgen/trunk/common/opencores.org/cde/ip/reg/rtl
/socgen/trunk/common/opencores.org/cde/ip/reg/rtl/verilog
/socgen/trunk/common/opencores.org/cde/ip/reg/rtl/verilog/copyright
/socgen/trunk/common/opencores.org/cde/ip/reg/rtl/verilog/logic
/socgen/trunk/common/opencores.org/cde/ip/reg/rtl/verilog/logic_rst
/socgen/trunk/common/opencores.org/cde/ip/reg/rtl/verilog/logic_set
/socgen/trunk/common/opencores.org/cde/ip/reg/rtl/xml
/socgen/trunk/common/opencores.org/cde/ip/reg/rtl/xml/cde_reg_def.xml
/socgen/trunk/common/opencores.org/cde/ip/reg/rtl/xml/cde_reg_rst.xml
/socgen/trunk/common/opencores.org/cde/ip/reg/rtl/xml/cde_reg_set.xml
/socgen/trunk/common/opencores.org/cde/ip/reg/sim
/socgen/trunk/common/opencores.org/cde/ip/reg/sim/testbenches
/socgen/trunk/common/opencores.org/cde/ip/reg/sim/testbenches/xml
/socgen/trunk/common/opencores.org/cde/ip/reg/sim/testbenches/xml/cde_reg_bfm.design.xml
/socgen/trunk/common/opencores.org/cde/ip/reg/sim/testbenches/xml/cde_reg_sys.lint.xml
/socgen/trunk/common/opencores.org/cde/ip/reset/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/html/cde_reset_asyncdisable.html
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/html/cde_reset_def.html
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/png
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/png/cde_reset_asyncdisable_sch.png
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/png/cde_reset_asyncdisable_sym.png
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/png/cde_reset_def_sch.png
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/png/cde_reset_def_sym.png
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/sch
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/sch/cde_reset_asyncdisable.sch
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/sch/cde_reset_def.sch
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/sym/cde_reset_asyncdisable.sym
/socgen/trunk/common/opencores.org/cde/ip/reset/doc/sym/cde_reset_def.sym
/socgen/trunk/common/opencores.org/cde/ip/reset/rtl/xml/cde_reset_asyncdisable.xml
/socgen/trunk/common/opencores.org/cde/ip/reset/rtl/xml/cde_reset_def.design.xml
/socgen/trunk/common/opencores.org/cde/ip/reset/rtl/xml/cde_reset_def.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/html/cde_serial_rcvr.html
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/html/cde_serial_xmit.html
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/png
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/png/cde_serial_rcvr_sch.png
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/png/cde_serial_rcvr_sym.png
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/png/cde_serial_xmit_sch.png
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/png/cde_serial_xmit_sym.png
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/sch
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/sch/cde_serial_rcvr.sch
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/sch/cde_serial_xmit.sch
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/sym/cde_serial_rcvr.sym
/socgen/trunk/common/opencores.org/cde/ip/serial/doc/sym/cde_serial_xmit.sym
/socgen/trunk/common/opencores.org/cde/ip/serial/rtl/xml/cde_serial_rcvr.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/rtl/xml/cde_serial_xmit.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/cde_serial_both_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/cde_serial_both_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/cde_serial_both_tb.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/cde_serial_rcvr_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/cde_serial_xmit_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/serial_rcvr_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/serial_rcvr_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/serial_xmit_dut.params.xml
/socgen/trunk/common/opencores.org/cde/ip/serial/sim/testbenches/xml/serial_xmit_dutg.design.xml
/socgen/trunk/common/opencores.org/cde/ip/sram/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/html/cde_sram_byte.html
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/html/cde_sram_def.html
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/html/cde_sram_dp.html
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/html/cde_sram_word.html
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_byte_sch.png
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_byte_sym.png
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_def_sch.png
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_def_sym.png
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_dp_sch.png
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_dp_sym.png
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_word_sch.png
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/png/cde_sram_word_sym.png
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/sch/cde_sram_byte.sch
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/sch/cde_sram_def.sch
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/sch/cde_sram_dp.sch
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/sch/cde_sram_word.sch
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/sym/cde_sram_byte.sym
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/sym/cde_sram_def.sym
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/sym/cde_sram_dp.sym
/socgen/trunk/common/opencores.org/cde/ip/sram/doc/sym/cde_sram_word.sym
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/lint/sram_loader.v
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_byte
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_byte.v
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_def
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_def.v
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_dp
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_dp.v
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_word
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/verilog/sram_word.v
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/xml/sram_byte.xml
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/xml/sram_def.xml
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/xml/sram_dp.xml
/socgen/trunk/common/opencores.org/cde/ip/sram/rtl/xml/sram_word.xml
/socgen/trunk/common/opencores.org/cde/ip/sram/sim
/socgen/trunk/common/opencores.org/cde/ip/sram/sim/testbenches
/socgen/trunk/common/opencores.org/cde/ip/sram/sim/testbenches/xml
/socgen/trunk/common/opencores.org/cde/ip/sram/sim/testbenches/xml/cde_sram_bfm.design.xml
/socgen/trunk/common/opencores.org/cde/ip/sram/sim/testbenches/xml/cde_sram_sys_lint.xml
/socgen/trunk/common/opencores.org/cde/ip/sync/componentCfg.xml
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/Geda
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/html/cde_sync_def.html
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/html/cde_sync_with_hysteresis.html
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/html/cde_sync_with_reset.html
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/png
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_def_sch.png
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_def_sym.png
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_with_hysteresis_sch.png
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_with_hysteresis_sym.png
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_with_reset_sch.png
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/png/cde_sync_with_reset_sym.png
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/sch
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/sch/cde_sync_def.sch
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/sch/cde_sync_with_hysteresis.sch
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/sch/cde_sync_with_reset.sch
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/sym
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/sym/cde_sync_def.sym
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/sym/cde_sync_with_hysteresis.sym
/socgen/trunk/common/opencores.org/cde/ip/sync/doc/sym/cde_sync_with_reset.sym
/socgen/trunk/common/opencores.org/cde/ip/sync/rtl/xml/cde_sync_def.xml
/socgen/trunk/common/opencores.org/cde/ip/sync/rtl/xml/cde_sync_with_hysteresis.xml
/socgen/trunk/common/opencores.org/cde/ip/sync/rtl/xml/cde_sync_with_reset.xml
/socgen/trunk/common/opencores.org/cde/testbenches
/socgen/trunk/common/opencores.org/Testbench/bfms/clock_gen/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/clock_gen/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/clock_gen/rtl/xml/clock_gen_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/clock_gen/sim/testbenches/xml/clock_gen_bfm.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/display_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/display_model/rtl/xml/display_model_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog/copyright
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog/logic
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog/tasks
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog/top.sim
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/verilog/top.syn
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/xml
/socgen/trunk/common/opencores.org/Testbench/bfms/io_host_model/rtl/xml/io_host_model_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog/copyright
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog/logic
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog/tasks
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog/top.sim
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/verilog/top.syn
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/xml
/socgen/trunk/common/opencores.org/Testbench/bfms/io_mem_model/rtl/xml/io_mem_model_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/io_probe/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/io_probe/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/io_probe/rtl/xml/io_probe_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/io_probe/rtl/xml/io_probe_in.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/jtag_model/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/jtag_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/jtag_model/rtl/xml/jtag_model_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus16_model/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus16_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus16_model/rtl/xml/micro_bus16_model_def.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus16_model/rtl/xml/micro_bus16_model_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus_model/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus_model/rtl/xml/micro_bus_model_def.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus_model/rtl/xml/micro_bus_model_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/mt45w8mw12/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/mt45w8mw12/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/mt45w8mw12/rtl/xml/mt45w8mw12_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/or1200_dbg_model/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/or1200_dbg_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/or1200_dbg_model/rtl/xml/or1200_dbg_model_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_host/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_host/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_host/rtl/xml/ps2_host_def.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_host/rtl/xml/ps2_host_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/rtl/xml/ps2_model_def.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/rtl/xml/ps2_model_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/sim/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/sim/testbenches/xml/ps2_model_bfm.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/ps2_model/sim/testbenches/xml/ps2_model_bfm.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog/copyright
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog/logic
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog/tasks
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog/top.sim
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/verilog/top.syn
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/xml
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/xml/spi_host_def.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_host/rtl/xml/spi_host_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_model
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/verilog
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/verilog/copyright
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/verilog/top.master.rtl
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/verilog/top.master.tasks
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/xml
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/xml/spi_model_master.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/spi_model/rtl/xml/spi_model_master.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/uart_host/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/uart_host/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/uart_host/rtl/xml/uart_host_def.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/uart_host/rtl/xml/uart_host_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/uart_model/bin
/socgen/trunk/common/opencores.org/Testbench/bfms/uart_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/uart_model/rtl/xml/uart_model_def.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/uart_model/rtl/xml/uart_model_def.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/vga_model/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/vga_model/rtl/xml/vga_model_def.design.xml
/socgen/trunk/common/opencores.org/Testbench/bfms/vga_model/rtl/xml/vga_model_def.xml
/socgen/trunk/common/opencores.org/Testbench/doc/Geda
/socgen/trunk/common/opencores.org/Testbench/doc/html/axi_model_master.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/axi_model_slave.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/clock_gen_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/display_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/io_host_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/io_mem_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/io_probe_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/io_probe_in.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/jtag_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/micro_bus16_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/micro_bus_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/mt45w8mw12_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/or1200_dbg_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/ps2_host_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/ps2_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/spi_host_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/spi_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/spi_model_master.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/uart_host_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/uart_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/html/vga_model_def.html
/socgen/trunk/common/opencores.org/Testbench/doc/png
/socgen/trunk/common/opencores.org/Testbench/doc/png/axi_model_master_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/axi_model_master_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/axi_model_slave_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/axi_model_slave_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/clock_gen_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/clock_gen_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/display_model_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/display_model_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/io_probe_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/io_probe_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/io_probe_in_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/io_probe_in_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/jtag_model_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/jtag_model_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/micro_bus16_model_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/micro_bus16_model_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/micro_bus_model_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/micro_bus_model_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/mt45w8mw12_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/mt45w8mw12_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/ps2_host_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/ps2_host_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/ps2_model_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/ps2_model_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/spi_host_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/spi_host_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/spi_model_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/spi_model_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/spi_model_master_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/spi_model_master_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/uart_host_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/uart_host_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/uart_model_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/uart_model_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/vga_model_def_sch.png
/socgen/trunk/common/opencores.org/Testbench/doc/png/vga_model_def_sym.png
/socgen/trunk/common/opencores.org/Testbench/doc/sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/axi_model_master.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/axi_model_slave.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/clock_gen_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/display_model_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/io_host_model_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/io_mem_model_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/io_probe_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/io_probe_in.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/jtag_model_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/micro_bus16_model_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/micro_bus_model_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/mt45w8mw12_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/ps2_host_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/ps2_model_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/spi_host_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/spi_model_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/spi_model_master.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/uart_host_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/uart_model_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sch/vga_model_def.sch
/socgen/trunk/common/opencores.org/Testbench/doc/sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/axi_model_master.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/axi_model_slave.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/clock_gen_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/display_model_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/io_host_model_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/io_mem_model_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/io_probe_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/io_probe_in.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/jtag_model_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/micro_bus16_model_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/micro_bus_model_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/mt45w8mw12_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/ps2_host_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/ps2_model_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/spi_host_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/spi_model_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/spi_model_master.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/uart_host_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/uart_model_def.sym
/socgen/trunk/common/opencores.org/Testbench/doc/sym/vga_model_def.sym
/socgen/trunk/common/opencores.org/Testbench/mt45w8mw12/bin
/socgen/trunk/common/opencores.org/Testbench/mt45w8mw12/componentCfg.xml
/socgen/trunk/common/opencores.org/Testbench/mt45w8mw12/rtl/xml/mt45w8mw12_def.xml
/socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/ara.xml
/socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/documentation.xml
/socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/icarus.xml
/socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/ise.xml
/socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/rtl_check.xml
/socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/verilator.xml
/socgen/trunk/common/opencores.org/Testbench/toolflows/toolflow/xml/verilog.xml
/socgen/trunk/dbs
/socgen/trunk/dot_profile
/socgen/trunk/gafrc
/socgen/trunk/gschemrc
/socgen/trunk/i
/socgen/trunk/Makefile
/socgen/trunk/profile
/socgen/trunk/Projects/accellera.org
/socgen/trunk/Projects/digilentinc.com/nexys2
/socgen/trunk/Projects/digilentinc.com/Nexys2/bin
/socgen/trunk/Projects/digilentinc.com/nexys2/doc
/socgen/trunk/Projects/digilentinc.com/nexys2/doc/html
/socgen/trunk/Projects/digilentinc.com/nexys2/doc/html/iceskate_default.html
/socgen/trunk/Projects/digilentinc.com/nexys2/doc/png
/socgen/trunk/Projects/digilentinc.com/nexys2/doc/png/iceskate_default_sch.png
/socgen/trunk/Projects/digilentinc.com/nexys2/doc/png/iceskate_default_sym.png
/socgen/trunk/Projects/digilentinc.com/nexys2/doc/sch
/socgen/trunk/Projects/digilentinc.com/nexys2/doc/sch/iceskate_default.sch
/socgen/trunk/Projects/digilentinc.com/nexys2/doc/sym
/socgen/trunk/Projects/digilentinc.com/nexys2/doc/sym/iceskate_default.sym
/socgen/trunk/Projects/digilentinc.com/nexys2/ip
/socgen/trunk/Projects/digilentinc.com/nexys2/ip-xact
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip-xact/libraryCfg.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip-xact/libraryCfg.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/clock/bin
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/clock/componentCfg.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/clock/rtl/xml/cde_clock_sys.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/bin
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/componentCfg.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/pads
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/pads/padring.csv
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/pads/padring.ods
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/pads/pads.ara
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/pads/pads.ise
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_core.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_design.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_design.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_padring.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_padring.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/componentCfg.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/doc
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/pads
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/pads/padring.csv
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/pads/padring.ods
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/pads/padring.pcf
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/pads/padring.ucf
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/verilog
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/verilog/copyright
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/verilog/top
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/fpgas_iceskate_core.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/fpgas_iceskate_default.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/fpgas_iceskate_jtag.design.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/iceskate_core.design.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/iceskate_core.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/iceskate_padring.design.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/rtl/xml/iceskate_padring.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/icarus
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/icarus/default
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/icarus/default/dmp_define
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/icarus/default/test_define
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/icarus/default/wave.sav
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/verilog
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/verilog/tb.ext
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_bfm.design.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_default_lint.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_default_tb.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/sim/testbenches/xml/iceskate_padring_dut.design.xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/bsdl
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/fpga_load
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/impact_bat
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/ledtest.svf
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/olimex_iceskate.cfg
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/olimex_nexys2.cfg
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/debug/Readme.txt
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/bsdl
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/bsdl/xcf04s_vo20.bsd
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/cclk.ut
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/jtag.ut
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/target/Pad_Ring.ucf
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/verilog
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/verilog/sram.load
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/xml
/socgen/trunk/Projects/digilentinc.com/nexys2/ip/iceskate/syn/ise/iceskate_rot/xml/fpgas_iceskate_rot.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/jtag/bin
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/jtag/componentCfg.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/jtag/rtl/verilog/syn/jtag_tap.v
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/jtag/rtl/xml/cde_jtag_tap.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/pad
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/sram/componentCfg.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/sram/rtl/xml/sram_be.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/sram/rtl/xml/sram_def.xml
/socgen/trunk/Projects/digilentinc.com/Nexys2/ip/sram/rtl/xml/sram_dp.xml
/socgen/trunk/Projects/lattice.com
/socgen/trunk/Projects/lattice.com/fpgas
/socgen/trunk/Projects/lattice.com/fpgas/doc
/socgen/trunk/Projects/lattice.com/fpgas/doc/html
/socgen/trunk/Projects/lattice.com/fpgas/doc/html/iceskate_default.html
/socgen/trunk/Projects/lattice.com/fpgas/doc/png
/socgen/trunk/Projects/lattice.com/fpgas/doc/png/iceskate_default_sch.png
/socgen/trunk/Projects/lattice.com/fpgas/doc/png/iceskate_default_sym.png
/socgen/trunk/Projects/lattice.com/fpgas/doc/sch
/socgen/trunk/Projects/lattice.com/fpgas/doc/sch/iceskate_default.sch
/socgen/trunk/Projects/lattice.com/fpgas/doc/sym
/socgen/trunk/Projects/lattice.com/fpgas/doc/sym/iceskate_default.sym
/socgen/trunk/Projects/lattice.com/fpgas/ip
/socgen/trunk/Projects/lattice.com/fpgas/ip-xact
/socgen/trunk/Projects/lattice.com/fpgas/ip-xact/libraryCfg.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/componentCfg.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/doc
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads/padring.csv
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads/padring.ods
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads/padring.pcf
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads/pads.ara
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/pads/pads.ise
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/verilog
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/verilog/copyright
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/verilog/top
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/fpgas_iceskate_core.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/fpgas_iceskate_default.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/iceskate_core.design.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/iceskate_core.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/iceskate_padring.design.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/rtl/xml/iceskate_padring.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/icarus
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/icarus/default
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/icarus/default/dmp_define
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/icarus/default/test_define
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/icarus/default/wave.sav
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/verilog
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/verilog/tb.ext
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_default_lint.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_default_tb.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/sim/testbenches/xml/fpgas_iceskate_dut.design.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/bsdl
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/fpga_load
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/impact_bat
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/ledtest.svf
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/olimex_iceskate.cfg
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/olimex_nexys2.cfg
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/debug/Readme.txt
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/bsdl
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/bsdl/xcf04s_vo20.bsd
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/cclk.ut
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/jtag.ut
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/padring.pcf
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/pads.ara
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/target/Pad_Ring.ucf
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/verilog
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/verilog/sram.load
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/ara/iceskate_spi/xml/fpgas_iceskate_spi.xml
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/chips
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/chips/verilog
/socgen/trunk/Projects/lattice.com/fpgas/ip/iceskate/syn/chips/xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/bin
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/componentCfg.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/Geda
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_cpu0.html
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_cpu1.html
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_jfifo.html
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_jsp.html
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_wb.html
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_wb_cpu0.html
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_wb_cpu0_jfifo.html
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_wb_cpu0_jsp.html
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/html/adv_dbg_if_wb_cpu2_jsp.html
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_cpu0_sch.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_cpu0_sym.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_cpu1_sch.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_cpu1_sym.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_jfifo_sch.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_jfifo_sym.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_jsp_sch.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_jsp_sym.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_cpu0_sch.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_cpu0_sym.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_cpu2_jsp_sch.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_cpu2_jsp_sym.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_sch.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/png/adv_dbg_if_wb_sym.png
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_cpu0.sch
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_cpu1.sch
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_jfifo.sch
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_jsp.sch
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_wb.sch
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_wb_cpu0.sch
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sch/adv_dbg_if_wb_cpu2_jsp.sch
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_cpu0.sym
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_cpu1.sym
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_jfifo.sym
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_jsp.sym
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_wb.sym
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_wb_cpu0.sym
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/doc/sym/adv_dbg_if_wb_cpu2_jsp.sym
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jfifo_module.v
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/SYNTHESIS
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/SYNTHESYS
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_cpu0.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_cpu0_i.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_cpu1.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_cpu1_i.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_jfifo.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_jfifo_i.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_jsp.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_jsp_i.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_jtag_i.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu0.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu0_jfifo.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu0_jsp.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu2_jsp.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/rtl/xml/adv_dbg_if_wb_i.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_bfm.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu0_dut.params.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu0_duth.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu0_lint.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu0_tb.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu1_dut.params.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu1_duth.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu1_lint.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_cpu1_tb.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_bfm.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_dut.params.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_duth.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_lint.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_sync_tb.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jfifo_tb.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jsp_bfm.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jsp_dut.params.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jsp_duth.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jsp_lint.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_jsp_tb.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_bfm.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_dut.params.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_duth.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_jfifo_dut.params.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_jfifo_duth.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_jsp_dut.params.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_jsp_duth.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu0_lint.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu2_jsp_dut.params.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu2_jsp_duth.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_cpu2_jsp_lint.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_dut.params.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_duth.design.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_lint.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/testbenches/xml/adv_dbg_if_wb_tb.xml
/socgen/trunk/Projects/opencores.org/adv_debug_sys/Hardware/adv_dbg_if/sim/x
/socgen/trunk/Projects/opencores.org/fpgas/bin
/socgen/trunk/Projects/opencores.org/fpgas/doc/Geda
/socgen/trunk/Projects/opencores.org/fpgas/doc/html/iceskate_default.html
/socgen/trunk/Projects/opencores.org/fpgas/doc/html/logipi_T6502_default.html
/socgen/trunk/Projects/opencores.org/fpgas/doc/html/Nexys2_T6502_default.html
/socgen/trunk/Projects/opencores.org/fpgas/doc/png
/socgen/trunk/Projects/opencores.org/fpgas/doc/png/iceskate_default_sch.png
/socgen/trunk/Projects/opencores.org/fpgas/doc/png/iceskate_default_sym.png
/socgen/trunk/Projects/opencores.org/fpgas/doc/png/logipi_T6502_default_sch.png
/socgen/trunk/Projects/opencores.org/fpgas/doc/png/logipi_T6502_default_sym.png
/socgen/trunk/Projects/opencores.org/fpgas/doc/png/Nexys2_T6502_default_sch.png
/socgen/trunk/Projects/opencores.org/fpgas/doc/png/Nexys2_T6502_default_sym.png
/socgen/trunk/Projects/opencores.org/fpgas/doc/sch
/socgen/trunk/Projects/opencores.org/fpgas/doc/sch/iceskate_default.sch
/socgen/trunk/Projects/opencores.org/fpgas/doc/sch/logipi_T6502_default.sch
/socgen/trunk/Projects/opencores.org/fpgas/doc/sch/Nexys2_T6502_default.sch
/socgen/trunk/Projects/opencores.org/fpgas/doc/sym
/socgen/trunk/Projects/opencores.org/fpgas/doc/sym/iceskate_default.sym
/socgen/trunk/Projects/opencores.org/fpgas/doc/sym/logipi_T6502_default.sym
/socgen/trunk/Projects/opencores.org/fpgas/doc/sym/Nexys2_T6502_default.sym
/socgen/trunk/Projects/opencores.org/fpgas/ip-xact/libraryCfg.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/bin
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/componentCfg.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_core.design.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_core.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_default.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_fpga.design.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/bin
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/verilog/sram.load
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_bfm.design.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_default_dut.params.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_default_duth.design.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_default_lint.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_default_tb.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/x
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/chips/verilog/sram.load
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/chips/xml/Nexys2_T6502_chip.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/debug/ledtest.svf
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/debug/olimex_nexys2.cfg
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/debug/Readme.txt
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/bsdl
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/bsdl/xcf04s_vo20.bsd
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/cclk.ut
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/jtag.ut
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/target/Pad_Ring.ucf
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/verilog/sram.load
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/xml/Nexys2_T6502_kim_2.xml
/socgen/trunk/Projects/opencores.org/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_tim_2
/socgen/trunk/Projects/opencores.org/fpgas/sw/vga_font/Makefile
/socgen/trunk/Projects/opencores.org/fpgas/sw/vga_font/xml/vga_font.xml
/socgen/trunk/Projects/opencores.org/fpgas/sw/vga_startup_screen/Makefile
/socgen/trunk/Projects/opencores.org/fpgas/sw/vga_startup_screen/xml/vga_startup_screen.xml
/socgen/trunk/Projects/opencores.org/io/bin
/socgen/trunk/Projects/opencores.org/io/doc/Geda
/socgen/trunk/Projects/opencores.org/io/doc/html/io_ext_mem_interface_def.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_gpio_def.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_module_def.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_module_gpio.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_module_mouse.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_pic_def.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_ps2_def.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_ps2_mouse.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_timer_def.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_uart_def.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_uart_rx.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_uart_rxtx.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_uart_tx.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_utimer_def.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_vga_def.html
/socgen/trunk/Projects/opencores.org/io/doc/html/io_vic_def.html
/socgen/trunk/Projects/opencores.org/io/doc/png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_ext_mem_interface_def_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_ext_mem_interface_def_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_gpio_def_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_gpio_def_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_module_def_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_module_def_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_module_gpio_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_module_gpio_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_module_mouse_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_module_mouse_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_pic_def_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_pic_def_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_ps2_def_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_ps2_def_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_ps2_mouse_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_ps2_mouse_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_timer_def_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_timer_def_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_def_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_def_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_rxtx_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_rxtx_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_rx_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_rx_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_tx_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_uart_tx_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_utimer_def_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_utimer_def_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_vga_def_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_vga_def_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_vic_def_sch.png
/socgen/trunk/Projects/opencores.org/io/doc/png/io_vic_def_sym.png
/socgen/trunk/Projects/opencores.org/io/doc/sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_ext_mem_interface_def.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_gpio_def.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_module_def.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_module_gpio.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_module_mouse.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_pic_def.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_ps2_def.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_ps2_mouse.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_timer_def.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_uart_def.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_uart_rx.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_uart_rxtx.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_uart_tx.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_utimer_def.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_vga_def.sch
/socgen/trunk/Projects/opencores.org/io/doc/sch/io_vic_def.sch
/socgen/trunk/Projects/opencores.org/io/doc/sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_ext_mem_interface_def.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_gpio_def.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_module_def.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_module_gpio.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_module_mouse.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_pic_def.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_ps2_def.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_ps2_mouse.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_timer_def.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_uart_def.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_uart_rx.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_uart_rxtx.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_uart_tx.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_utimer_def.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_vga_def.sym
/socgen/trunk/Projects/opencores.org/io/doc/sym/io_vic_def.sym
/socgen/trunk/Projects/opencores.org/io/ip-xact/libraryCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/componentCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/rtl/xml/io_ext_mem_interface_def.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/rtl/xml/io_ext_mem_interface_def.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/sim/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/sim/testbenches/xml/io_ext_mem_interface_bfm.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/sim/testbenches/xml/io_ext_mem_interface_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/sim/testbenches/xml/io_ext_mem_interface_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ext_mem_interface/sim/testbenches/xml/io_ext_mem_interface_def_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_gpio/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_gpio/componentCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_gpio/rtl/xml/io_gpio_def.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_bfm.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_def_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_def_tb.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_module/componentCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_def.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_def.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_gpio.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_gpio.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_mouse.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/rtl/xml/io_module_mouse.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/verilog/sram.load
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_bfm.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_def_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_def_tb.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_gpio_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_gpio_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_gpio_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_gpio_tb.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_bfm.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_tb.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_vga.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_pic/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_pic/componentCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_pic/rtl/xml/io_pic_def.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_pic/sim/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_pic/sim/testbenches/xml/io_pic_bfm.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_pic/sim/testbenches/xml/io_pic_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_pic/sim/testbenches/xml/io_pic_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_pic/sim/testbenches/xml/io_pic_def_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/componentCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_def.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_def.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_mouse.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_mouse.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_bfm.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_def_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_def_tb.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_mouse_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_mouse_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_mouse_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_mouse_tb.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_timer/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_timer/componentCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_timer/rtl/xml/io_timer_def.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_bfm.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_def_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_def_tb.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/componentCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_def.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_def.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rx.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rx.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rxtx.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rxtx.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_tx.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_tx.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_bfm.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_def_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rxtx_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rxtx_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rxtx_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rx_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rx_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rx_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_tx_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_tx_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_tx_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_utimer/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_utimer/componentCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_utimer/rtl/xml/io_utimer_def.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_utimer/sim/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_utimer/sim/testbenches/xml/io_utimer_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_utimer/sim/testbenches/xml/io_utimer_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_utimer/sim/testbenches/xml/io_utimer_def_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vga/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_vga/componentCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vga/rtl/xml/io_vga_def.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vga/rtl/xml/io_vga_def.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vga/sim/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_vga/sim/testbenches/xml/io_vga_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vga/sim/testbenches/xml/io_vga_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vga/sim/testbenches/xml/io_vga_def_lint.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vic/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_vic/componentCfg.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vic/rtl/xml/io_vic_def.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vic/rtl/xml/io_vic_def.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vic/sim/bin
/socgen/trunk/Projects/opencores.org/io/ip/io_vic/sim/testbenches/xml/io_vic_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vic/sim/testbenches/xml/io_vic_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/io/ip/io_vic/sim/testbenches/xml/io_vic_def_lint.xml
/socgen/trunk/Projects/opencores.org/logic/bin
/socgen/trunk/Projects/opencores.org/logic/doc/Geda
/socgen/trunk/Projects/opencores.org/logic/doc/html/disp_io_def.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/disp_io_jtag.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/flash_memcontrl_def.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/micro_bus_byte.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/micro_bus_def.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/micro_bus_exp5.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/micro_bus_exp6.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/micro_bus_exp9.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/ps2_interface_def.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/serial_rcvr_def.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/serial_rcvr_fifo.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/spi_interface_def.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/uart_def.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/uart_rx.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/uart_rxtx.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/uart_tx.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/usb_epp_def.html
/socgen/trunk/Projects/opencores.org/logic/doc/html/vga_char_ctrl_def.html
/socgen/trunk/Projects/opencores.org/logic/doc/png
/socgen/trunk/Projects/opencores.org/logic/doc/png/disp_io_def_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/disp_io_def_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/disp_io_jtag_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/disp_io_jtag_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/flash_memcontrl_def_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/flash_memcontrl_def_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_def_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_def_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp5_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp5_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp6_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp6_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp9_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/micro_bus_exp9_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/ps2_interface_def_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/ps2_interface_def_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/serial_rcvr_def_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/serial_rcvr_def_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/serial_rcvr_fifo_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/serial_rcvr_fifo_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/spi_interface_def_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/spi_interface_def_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/uart_def_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/uart_def_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/uart_rxtx_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/uart_rxtx_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/uart_rx_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/uart_rx_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/uart_tx_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/uart_tx_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/usb_epp_def_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/usb_epp_def_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/vga_char_ctrl_def_sch.png
/socgen/trunk/Projects/opencores.org/logic/doc/png/vga_char_ctrl_def_sym.png
/socgen/trunk/Projects/opencores.org/logic/doc/sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/disp_io_def.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/disp_io_jtag.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/flash_memcontrl_def.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/micro_bus_def.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/micro_bus_exp5.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/micro_bus_exp6.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/micro_bus_exp9.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/ps2_interface_def.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/serial_rcvr_def.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/serial_rcvr_fifo.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/spi_interface_def.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/uart_def.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/uart_rx.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/uart_rxtx.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/uart_tx.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/usb_epp_def.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sch/vga_char_ctrl_def.sch
/socgen/trunk/Projects/opencores.org/logic/doc/sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/disp_io_def.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/disp_io_jtag.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/flash_memcontrl_def.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/micro_bus_def.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/micro_bus_exp5.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/micro_bus_exp6.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/micro_bus_exp9.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/ps2_interface_def.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/serial_rcvr_def.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/serial_rcvr_fifo.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/spi_interface_def.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/uart_def.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/uart_rx.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/uart_rxtx.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/uart_tx.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/usb_epp_def.sym
/socgen/trunk/Projects/opencores.org/logic/doc/sym/vga_char_ctrl_def.sym
/socgen/trunk/Projects/opencores.org/logic/ip-xact/libraryCfg.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/bin
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/componentCfg.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_def.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_def.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_jtag.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_jtag.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/bin
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_bfm.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_def_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_def_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_jtag_bfm.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_jtag_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_jtag_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_jtag_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/bin
/socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/componentCfg.xml
/socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/rtl/xml/flash_memcontrl_def.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/rtl/xml/flash_memcontrl_def.xml
/socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/bin
/socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_bfm.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_def_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_def_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/bin
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/componentCfg.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_byte.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_def.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp5.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp6.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp9.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/bin
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_bfm.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_def_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_def_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/bin
/socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/componentCfg.xml
/socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/rtl/xml/ps2_interface_def.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/rtl/xml/ps2_interface_def.xml
/socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/bin
/socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_bfm.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_def_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_def_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/bin
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/componentCfg.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_def.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_def.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_fifo.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_fifo.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/bin
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_bfm.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_def_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_def_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_bfm.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/componentCfg.xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/doc
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/doc/index.html
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/doc/png
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/doc/png/ps2_interface.png
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog/copyright
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog/spi_slave.v
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog/top.body
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog/top.sim
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/verilog/top.syn
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/xml/spi_interface_def.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/rtl/xml/spi_interface_def.xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/icarus
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/icarus/default
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/icarus/default/dmp_define
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/icarus/default/test_define
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/icarus/default/wave.sav
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/verilog
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/verilog/top.body
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml/spi_interface_bfm.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml/spi_interface_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml/spi_interface_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml/spi_interface_def_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/sim/testbenches/xml/spi_interface_def_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/spi_interface/x
/socgen/trunk/Projects/opencores.org/logic/ip/uart/bin
/socgen/trunk/Projects/opencores.org/logic/ip/uart/componentCfg.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_def.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_def.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_rx.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_rx.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_rxtx.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_rxtx.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_tx.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/rtl/xml/uart_tx.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/bin
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_bfm.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_def_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_def_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rxtx_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rxtx_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rxtx_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rxtx_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rx_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rx_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rx_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rx_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_tx_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_tx_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_tx_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_tx_tb.xml
/socgen/trunk/Projects/opencores.org/logic/ip/usb_epp/bin
/socgen/trunk/Projects/opencores.org/logic/ip/usb_epp/componentCfg.xml
/socgen/trunk/Projects/opencores.org/logic/ip/usb_epp/rtl/xml/usb_epp_def.xml
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/bin
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/componentCfg.xml
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_def.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_def.xml
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/bin
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/verilog/sram.load
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_bfm.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_def_lint.xml
/socgen/trunk/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_def_tb.xml
/socgen/trunk/Projects/opencores.org/logic/sw/vga_font/Makefile
/socgen/trunk/Projects/opencores.org/logic/sw/vga_font/xml/vga_font.xml
/socgen/trunk/Projects/opencores.org/logic/sw/vga_startup_screen/Makefile
/socgen/trunk/Projects/opencores.org/logic/sw/vga_startup_screen/xml/vga_startup_screen.xml
/socgen/trunk/Projects/opencores.org/Mos6502/bin
/socgen/trunk/Projects/opencores.org/Mos6502/doc/Geda
/socgen/trunk/Projects/opencores.org/Mos6502/doc/html/core_def.html
/socgen/trunk/Projects/opencores.org/Mos6502/doc/html/cpu_def.html
/socgen/trunk/Projects/opencores.org/Mos6502/doc/png
/socgen/trunk/Projects/opencores.org/Mos6502/doc/png/core_def_sch.png
/socgen/trunk/Projects/opencores.org/Mos6502/doc/png/core_def_sym.png
/socgen/trunk/Projects/opencores.org/Mos6502/doc/png/cpu_def_sch.png
/socgen/trunk/Projects/opencores.org/Mos6502/doc/png/cpu_def_sym.png
/socgen/trunk/Projects/opencores.org/Mos6502/doc/sch
/socgen/trunk/Projects/opencores.org/Mos6502/doc/sch/core_def.sch
/socgen/trunk/Projects/opencores.org/Mos6502/doc/sch/cpu_def.sch
/socgen/trunk/Projects/opencores.org/Mos6502/doc/sym
/socgen/trunk/Projects/opencores.org/Mos6502/doc/sym/core_def.sym
/socgen/trunk/Projects/opencores.org/Mos6502/doc/sym/cpu_def.sym
/socgen/trunk/Projects/opencores.org/Mos6502/ip-xact/libraryCfg.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/core/bin
/socgen/trunk/Projects/opencores.org/Mos6502/ip/core/componentCfg.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/core/rtl/xml/core_def.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/bin
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/componentCfg.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/rtl/xml/cpu_def.design.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/rtl/xml/cpu_def.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/bin
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/verilog/sram.load
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_bfm.design.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_lint.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_tb.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/bin
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/componentCfg.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/html
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/html/T6502_ctrl.html
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/html/T6502_def.html
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/png
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/png/T6502_ctrl_sch.png
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/png/T6502_ctrl_sym.png
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/png/T6502_def_sch.png
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/png/T6502_def_sym.png
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sch
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sch/T6502_ctrl.sch
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sch/T6502_def.sch
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sym
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sym/T6502_ctrl.sym
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/doc/sym/T6502_def.sym
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/sch
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/sch/logic_ctrl.sch
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_ctrl.design.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_ctrl.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.design.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_logic_ctrl.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/bin
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/verilog/sram.load
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_bfm.design.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_bfm.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_lint.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_tb.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_vtb.xml
/socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/verilator/kim_2/wave.sav
/socgen/trunk/Projects/opencores.org/Mos6502/sw/6502_functional_test/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/boot/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/boot_basic/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/boot_tim1/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/inst_1_test/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/inst_1_test/xml/inst_1_test.xml
/socgen/trunk/Projects/opencores.org/Mos6502/sw/inst_2_test/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/inst_2_test/xml/inst_2_test.xml
/socgen/trunk/Projects/opencores.org/Mos6502/sw/inst_test/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/io_irq/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/io_irq_2/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/io_irq_2/xml/io_irq_2.xml
/socgen/trunk/Projects/opencores.org/Mos6502/sw/io_module/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/io_poll/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/io_poll_2/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/io_poll_2/xml/io_poll_2.xml
/socgen/trunk/Projects/opencores.org/Mos6502/sw/irq_2_test/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/irq_2_test/xml/irq_2_test.xml
/socgen/trunk/Projects/opencores.org/Mos6502/sw/irq_test/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/kim_1/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/kim_2/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/kim_2/xml/kim_2.xml
/socgen/trunk/Projects/opencores.org/Mos6502/sw/Prog/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/prog_1_test/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/prog_test/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/table/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/table/xml/table.xml
/socgen/trunk/Projects/opencores.org/Mos6502/sw/table_tim1/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/table_tim1/xml/table_tim1.xml
/socgen/trunk/Projects/opencores.org/Mos6502/sw/tim_1/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/tim_2/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/tim_2/xml/tim_2.xml
/socgen/trunk/Projects/opencores.org/Mos6502/sw/vga_font/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/vga_font/xml/vga_font.xml
/socgen/trunk/Projects/opencores.org/Mos6502/sw/vga_startup_screen/Makefile
/socgen/trunk/Projects/opencores.org/Mos6502/sw/vga_startup_screen/xml/vga_startup_screen.xml
/socgen/trunk/Projects/opencores.org/wishbone/bin
/socgen/trunk/Projects/opencores.org/wishbone/busDefs/abstractors/wb_b.1_rtl.xml
/socgen/trunk/Projects/opencores.org/wishbone/busDefs/abstractors/wb_b.2_rtl.xml
/socgen/trunk/Projects/opencores.org/wishbone/busDefs/abstractors/wb_b.3_rtl.xml
/socgen/trunk/Projects/opencores.org/wishbone/busDefs/abstractors/wb_b.4_rtl.xml
/socgen/trunk/Projects/opencores.org/wishbone/busDefs/abstractors/wishbone_rtl.xml
/socgen/trunk/Projects/opencores.org/wishbone/busDefs/wb_b.1.xml
/socgen/trunk/Projects/opencores.org/wishbone/busDefs/wb_b.2.xml
/socgen/trunk/Projects/opencores.org/wishbone/busDefs/wb_b.3.xml
/socgen/trunk/Projects/opencores.org/wishbone/busDefs/wb_b.4.xml
/socgen/trunk/Projects/opencores.org/wishbone/busDefs/wishbone_def.xml
/socgen/trunk/Projects/opencores.org/wishbone/doc/Geda
/socgen/trunk/Projects/opencores.org/wishbone/doc/html/model_master.html
/socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_memory_def.html
/socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_model_master.html
/socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_uart16550_bus16_big.html
/socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_uart16550_bus16_lit.html
/socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_uart16550_bus32_big.html
/socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_uart16550_bus32_lit.html
/socgen/trunk/Projects/opencores.org/wishbone/doc/html/wb_uart16550_def.html
/socgen/trunk/Projects/opencores.org/wishbone/doc/png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/model_master_sch.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/model_master_sym.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_memory_def_sch.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_memory_def_sym.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus16_big_sch.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus16_big_sym.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus16_lit_sch.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus16_lit_sym.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus32_big_sch.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus32_big_sym.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus32_lit_sch.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_bus32_lit_sym.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_def_sch.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/png/wb_uart16550_def_sym.png
/socgen/trunk/Projects/opencores.org/wishbone/doc/sch
/socgen/trunk/Projects/opencores.org/wishbone/doc/sch/model_master.sch
/socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_memory_def.sch
/socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_uart16550_bus16_big.sch
/socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_uart16550_bus16_lit.sch
/socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_uart16550_bus32_big.sch
/socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_uart16550_bus32_lit.sch
/socgen/trunk/Projects/opencores.org/wishbone/doc/sch/wb_uart16550_def.sch
/socgen/trunk/Projects/opencores.org/wishbone/doc/sym
/socgen/trunk/Projects/opencores.org/wishbone/doc/sym/model_master.sym
/socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_memory_def.sym
/socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_uart16550_bus16_big.sym
/socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_uart16550_bus16_lit.sym
/socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_uart16550_bus32_big.sym
/socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_uart16550_bus32_lit.sym
/socgen/trunk/Projects/opencores.org/wishbone/doc/sym/wb_uart16550_def.sym
/socgen/trunk/Projects/opencores.org/wishbone/ip-xact/libraryCfg.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/model/bin
/socgen/trunk/Projects/opencores.org/wishbone/ip/model/componentCfg.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/model/rtl/xml/model_master.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/model/rtl/xml/model_monitor.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/model/rtl/xml/model_slave.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/bin
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/componentCfg.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/rtl/xml/wb_memory_def.design.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/rtl/xml/wb_memory_def.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/bin
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_bfm.design.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_def_lint.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_def_tb.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_model/bin
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_model/componentCfg.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_model/rtl/xml/wb_model_master.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/bin
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/componentCfg.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_big.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_lit.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_big.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_lit.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_def.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/bin
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bfm.design.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_big_dut.params.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_big_duth.design.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_big_lint.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_big_tb.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_lit_dut.params.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_lit_duth.design.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_lit_lint.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_lit_tb.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_big_dut.params.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_big_duth.design.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_big_lint.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_big_tb.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_lit_dut.params.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_lit_duth.design.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_lit_lint.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_lit_tb.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_def_dut.params.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_def_duth.design.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_def_lint.xml
/socgen/trunk/Projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_def_tb.xml
/socgen/trunk/Projects/terasic.com
/socgen/trunk/Projects/terasic.com/DE0-Nano
/socgen/trunk/Projects/terasic.com/DE0-Nano/ip
/socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga
/socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/doc
/socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/doc/DE0_Nano_User_Manual_v1.9.pdf
/socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/pads
/socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/pads/padring.csv
/socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/pads/padring.ods
/socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/pads/padring.pcf
/socgen/trunk/Projects/terasic.com/DE0-Nano/ip/fpga/pads/padring.ucf
/socgen/trunk/Projects/valentfx.com
/socgen/trunk/Projects/valentfx.com/fpgas
/socgen/trunk/Projects/valentfx.com/fpgas/doc
/socgen/trunk/Projects/valentfx.com/fpgas/doc/html
/socgen/trunk/Projects/valentfx.com/fpgas/doc/html/iceskate_default.html
/socgen/trunk/Projects/valentfx.com/fpgas/doc/html/logipi_T6502_default.html
/socgen/trunk/Projects/valentfx.com/fpgas/doc/html/Nexys2_T6502_default.html
/socgen/trunk/Projects/valentfx.com/fpgas/doc/png
/socgen/trunk/Projects/valentfx.com/fpgas/doc/png/iceskate_default_sch.png
/socgen/trunk/Projects/valentfx.com/fpgas/doc/png/iceskate_default_sym.png
/socgen/trunk/Projects/valentfx.com/fpgas/doc/png/logipi_T6502_default_sch.png
/socgen/trunk/Projects/valentfx.com/fpgas/doc/png/logipi_T6502_default_sym.png
/socgen/trunk/Projects/valentfx.com/fpgas/doc/png/Nexys2_T6502_default_sch.png
/socgen/trunk/Projects/valentfx.com/fpgas/doc/png/Nexys2_T6502_default_sym.png
/socgen/trunk/Projects/valentfx.com/fpgas/doc/sch
/socgen/trunk/Projects/valentfx.com/fpgas/doc/sch/iceskate_default.sch
/socgen/trunk/Projects/valentfx.com/fpgas/doc/sch/logipi_T6502_default.sch
/socgen/trunk/Projects/valentfx.com/fpgas/doc/sch/Nexys2_T6502_default.sch
/socgen/trunk/Projects/valentfx.com/fpgas/doc/sym
/socgen/trunk/Projects/valentfx.com/fpgas/doc/sym/iceskate_default.sym
/socgen/trunk/Projects/valentfx.com/fpgas/doc/sym/logipi_T6502_default.sym
/socgen/trunk/Projects/valentfx.com/fpgas/doc/sym/Nexys2_T6502_default.sym
/socgen/trunk/Projects/valentfx.com/fpgas/ip
/socgen/trunk/Projects/valentfx.com/fpgas/ip-xact
/socgen/trunk/Projects/valentfx.com/fpgas/ip-xact/libraryCfg.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/componentCfg.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/doc
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/doc/orig6502.txt
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/doc/Readme.txt
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/doc/spec.odt
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/doc/T6502_doc.txt
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads/padring.csv
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads/padring.ods
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads/padring.pcf
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads/pads.ara
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/pads/pads.ise
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/verilog
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/verilog/copyright
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/verilog/top.gpio
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/xml/Nexys2_T6502_core.design.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/xml/Nexys2_T6502_core.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/xml/Nexys2_T6502_default.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/rtl/xml/Nexys2_T6502_fpga.design.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/icarus
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/icarus/default
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/icarus/default/dmp_define
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/icarus/default/test_define
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/icarus/default/wave.sav
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/verilog
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/verilog/tb.ext
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml/logipi_T6502_bfm.design.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml/logipi_T6502_default_duth.design.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml/Nexys2_T6502_default_dut.params.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml/Nexys2_T6502_default_lint.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/sim/testbenches/xml/Nexys2_T6502_default_tb.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips/verilog
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips/verilog/copyright.v
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips/xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips/xml/logipi_fpga_padring.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/chips/xml/Nexys2_T6502_chip.xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/bsdl
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/bsdl/xcf04s_vo20.bsd
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/fpga_load
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/impact_bat
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/ledtest.svf
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/olimex_logipi.cfg
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/olimex_nexys2.cfg
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/debug/Readme.txt
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/bsdl
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/bsdl/xcf04s_vo20.bsd
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/cclk.ut
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/jtag.ut
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/target/Pad_Ring.ucf
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/verilog
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/verilog/copyright.v
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/verilog/sram.load
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/xml
/socgen/trunk/Projects/valentfx.com/fpgas/ip/logipi_T6502/syn/ise/logipi_T6502_kim_2/xml/Nexys2_T6502_kim_2.xml
/socgen/trunk/Projects/valentfx.com/fpgas/sw
/socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_font
/socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_font/vga_font.asm
/socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_font/xml
/socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_font/xml/vga_font.xml
/socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_startup_screen
/socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_startup_screen/vga_startup_screen.asm
/socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_startup_screen/xml
/socgen/trunk/Projects/valentfx.com/fpgas/sw/vga_startup_screen/xml/vga_startup_screen.xml
/socgen/trunk/Projects/valentfx.com/logipi
/socgen/trunk/Projects/valentfx.com/logipi/ip
/socgen/trunk/Projects/valentfx.com/logipi/ip-xact
/socgen/trunk/Projects/valentfx.com/logipi/ip-xact/libraryCfg.xml
/socgen/trunk/Projects/valentfx.com/logipi/ip/clock
/socgen/trunk/Projects/valentfx.com/logipi/ip/clock/componentCfg.xml
/socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl
/socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl/verilog
/socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl/verilog/syn
/socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl/verilog/syn/clock_sys.v
/socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl/xml
/socgen/trunk/Projects/valentfx.com/logipi/ip/clock/rtl/xml/cde_clock_sys.xml
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/componentCfg.xml
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/pads
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/pads/padring.csv
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/pads/padring.ods
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/pads/pads.ara
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/pads/pads.ise
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/rtl
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/rtl/xml
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/rtl/xml/logipi_fpga_design.xml
/socgen/trunk/Projects/valentfx.com/logipi/ip/fpga/rtl/xml/logipi_fpga_jtag_design.xml
/socgen/trunk/Projects/valentfx.com/logipi/ip/jtag
/socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/componentCfg.xml
/socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl
/socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl/verilog
/socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl/verilog/syn
/socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl/verilog/syn/jtag_tap.v
/socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl/xml
/socgen/trunk/Projects/valentfx.com/logipi/ip/jtag/rtl/xml/cde_jtag_tap.xml
/socgen/trunk/README
/socgen/trunk/repos
/socgen/trunk/repos/readme.md
/socgen/trunk/repos/README.txt
/socgen/trunk/t
/socgen/trunk/t2
/socgen/trunk/t3
/socgen/trunk/t4
/socgen/trunk/test
/socgen/trunk/tools/bin/ip_report
/socgen/trunk/tools/bin/Makefile
/socgen/trunk/tools/bin/Makefile.root
/socgen/trunk/tools/bin/make_doc
/socgen/trunk/tools/bin/read_db
/socgen/trunk/tools/bin/socgen
/socgen/trunk/tools/bin/soc_manager
/socgen/trunk/tools/busdefs/check_busDefs
/socgen/trunk/tools/busdefs/create_busdefs
/socgen/trunk/tools/busdefs/gen_busdef
/socgen/trunk/tools/documentation/create_busdefs_doc
/socgen/trunk/tools/documentation/create_lib_doc
/socgen/trunk/tools/documentation/ver2gedasch
/socgen/trunk/tools/documentation/ver2gedasym
/socgen/trunk/tools/firmware/gen_crasm
/socgen/trunk/tools/geda
/socgen/trunk/tools/geda/build_dev_geda.safe
/socgen/trunk/tools/geda/build_geda
/socgen/trunk/tools/geda/dot_gEDA
/socgen/trunk/tools/geda/dot_gEDA/gafrc
/socgen/trunk/tools/geda/dot_gEDA/gschemrc
/socgen/trunk/tools/geda/dot_gEDA/icons
/socgen/trunk/tools/geda/dot_gEDA/icons/application-x-geda-schematic-48.png
/socgen/trunk/tools/geda/dot_gEDA/icons/application-x-geda-symbol-48.png
/socgen/trunk/tools/geda/dot_gEDA/icons/application-x-gerber-48.png
/socgen/trunk/tools/geda/dot_gEDA/icons/application-x-pcb-48.png
/socgen/trunk/tools/geda/dot_gEDA/icons/frame.jpg
/socgen/trunk/tools/geda/dot_gEDA/icons/geda-gattrib.png
/socgen/trunk/tools/geda/dot_gEDA/icons/geda-gschem.png
/socgen/trunk/tools/geda/dot_gEDA/icons/geda-xgsch2pcb.png
/socgen/trunk/tools/geda/dot_gEDA/icons/gerbv-48.png
/socgen/trunk/tools/geda/dot_gEDA/icons/gschem-48.png
/socgen/trunk/tools/geda/dot_gEDA/icons/navlogo.png
/socgen/trunk/tools/geda/dot_gEDA/icons/noframe.jpg
/socgen/trunk/tools/geda/dot_gEDA/icons/noname.png
/socgen/trunk/tools/geda/dot_gEDA/icons/notext.jpg
/socgen/trunk/tools/geda/dot_gEDA/icons/opensource_64.png
/socgen/trunk/tools/geda/dot_gEDA/icons/pcb-48.png
/socgen/trunk/tools/geda/dot_gEDA/icons/pcb.png
/socgen/trunk/tools/geda/dot_gEDA/icons/xgsch2pcb-48.png
/socgen/trunk/tools/geda/geda-gaf-1.9.0.tar.gz
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-css.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-donate.gif
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-dw.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-php.gif
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-rss.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/button-xhtml.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/cc-by-sa.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/css.css
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/css_002.css
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/css_003.css
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/gedacoordinatespace.jpg
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/gedafileformat_textgraphic.jpg
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/gedapath_example_and_gate-smaller.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/indexer.gif
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/js.php
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_align_center.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_align_left.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_align_noalign.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_align_right.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_link_direct.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_link_displaylnk.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_link_lnk.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_link_nolnk.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_size_large.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_size_medium.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_size_original.png
/socgen/trunk/tools/geda/geda:file_format_spec [gEDA Project Wiki]_files/media_size_small.png
/socgen/trunk/tools/geda/gEDA_doc.txt
/socgen/trunk/tools/geda/geda_file_format_spec.html
/socgen/trunk/tools/geda/gen_geda
/socgen/trunk/tools/geda/gen_gEDA_sym
/socgen/trunk/tools/geda/g_rc.c
/socgen/trunk/tools/geda/HOWTO_design_environment.pdf
/socgen/trunk/tools/geda/image.scm
/socgen/trunk/tools/geda/Makefile
/socgen/trunk/tools/geda/mk_sch_png
/socgen/trunk/tools/geda/mk_sym_png
/socgen/trunk/tools/geda/README.txt
/socgen/trunk/tools/icarus
/socgen/trunk/tools/install
/socgen/trunk/tools/ip-xact
/socgen/trunk/tools/ip-xact/1685-2009
/socgen/trunk/tools/ip-xact/1685-2009/abstractionDefinition.xsd
/socgen/trunk/tools/ip-xact/1685-2009/abstractor.xsd
/socgen/trunk/tools/ip-xact/1685-2009/autoConfigure.xsd
/socgen/trunk/tools/ip-xact/1685-2009/busDefinition.xsd
/socgen/trunk/tools/ip-xact/1685-2009/busInterface.xsd
/socgen/trunk/tools/ip-xact/1685-2009/commonStructures.xsd
/socgen/trunk/tools/ip-xact/1685-2009/component.xsd
/socgen/trunk/tools/ip-xact/1685-2009/configurable.xsd
/socgen/trunk/tools/ip-xact/1685-2009/constraints.xsd
/socgen/trunk/tools/ip-xact/1685-2009/design.xsd
/socgen/trunk/tools/ip-xact/1685-2009/designConfig.xsd
/socgen/trunk/tools/ip-xact/1685-2009/file.xsd
/socgen/trunk/tools/ip-xact/1685-2009/fileType.xsd
/socgen/trunk/tools/ip-xact/1685-2009/generator.xsd
/socgen/trunk/tools/ip-xact/1685-2009/identifier.xsd
/socgen/trunk/tools/ip-xact/1685-2009/index.xsd
/socgen/trunk/tools/ip-xact/1685-2009/map
/socgen/trunk/tools/ip-xact/1685-2009/memoryMap.xsd
/socgen/trunk/tools/ip-xact/1685-2009/model.xsd
/socgen/trunk/tools/ip-xact/1685-2009/port.xsd
/socgen/trunk/tools/ip-xact/1685-2009/signalDrivers.xsd
/socgen/trunk/tools/ip-xact/1685-2009/simpleTypes.xsd
/socgen/trunk/tools/ip-xact/1685-2009/subInstances.xsd
/socgen/trunk/tools/ip-xact/1685-2009/TGI
/socgen/trunk/tools/ip-xact/1685-2009/TGI/TGI.html
/socgen/trunk/tools/ip-xact/1685-2009/TGI/TGI.wsdl
/socgen/trunk/tools/ip-xact/1685-2014
/socgen/trunk/tools/ip-xact/1685-2014/abstractionDefinition.xsd
/socgen/trunk/tools/ip-xact/1685-2014/abstractor.xsd
/socgen/trunk/tools/ip-xact/1685-2014/autoConfigure.xsd
/socgen/trunk/tools/ip-xact/1685-2014/busDefinition.xsd
/socgen/trunk/tools/ip-xact/1685-2014/busInterface.xsd
/socgen/trunk/tools/ip-xact/1685-2014/catalog.xsd
/socgen/trunk/tools/ip-xact/1685-2014/commonStructures.xsd
/socgen/trunk/tools/ip-xact/1685-2014/component.xsd
/socgen/trunk/tools/ip-xact/1685-2014/configurable.xsd
/socgen/trunk/tools/ip-xact/1685-2014/constraints.xsd
/socgen/trunk/tools/ip-xact/1685-2014/design.xsd
/socgen/trunk/tools/ip-xact/1685-2014/designConfig.xsd
/socgen/trunk/tools/ip-xact/1685-2014/file.xsd
/socgen/trunk/tools/ip-xact/1685-2014/fileType.xsd
/socgen/trunk/tools/ip-xact/1685-2014/generator.xsd
/socgen/trunk/tools/ip-xact/1685-2014/identifier.xsd
/socgen/trunk/tools/ip-xact/1685-2014/index.xsd
/socgen/trunk/tools/ip-xact/1685-2014/memoryMap.xsd
/socgen/trunk/tools/ip-xact/1685-2014/model.xsd
/socgen/trunk/tools/ip-xact/1685-2014/port.xsd
/socgen/trunk/tools/ip-xact/1685-2014/signalDrivers.xsd
/socgen/trunk/tools/ip-xact/1685-2014/simpleTypes.xsd
/socgen/trunk/tools/ip-xact/1685-2014/subInstances.xsd
/socgen/trunk/tools/ip-xact/1685-2014/xml.xsd
/socgen/trunk/tools/ip-xact/1685.1
/socgen/trunk/tools/ip-xact/1685.1/autoConfigure.xsd
/socgen/trunk/tools/ip-xact/1685.1/commonStructures.xsd
/socgen/trunk/tools/ip-xact/1685.1/component.xsd
/socgen/trunk/tools/ip-xact/1685.1/configurable.xsd
/socgen/trunk/tools/ip-xact/1685.1/constraints.xsd
/socgen/trunk/tools/ip-xact/1685.1/design.xsd
/socgen/trunk/tools/ip-xact/1685.1/designConfig.xsd
/socgen/trunk/tools/ip-xact/1685.1/file.xsd
/socgen/trunk/tools/ip-xact/1685.1/fileType.xsd
/socgen/trunk/tools/ip-xact/1685.1/generator.xsd
/socgen/trunk/tools/ip-xact/1685.1/identifier.xsd
/socgen/trunk/tools/ip-xact/1685.1/index.xsd
/socgen/trunk/tools/ip-xact/1685.1/map
/socgen/trunk/tools/ip-xact/1685.1/model.xsd
/socgen/trunk/tools/ip-xact/1685.1/port.xsd
/socgen/trunk/tools/ip-xact/1685.1/signalDrivers.xsd
/socgen/trunk/tools/ip-xact/1685.1/simpleTypes.xsd
/socgen/trunk/tools/ip-xact/1685.1/subInstances.xsd
/socgen/trunk/tools/license/Boilerplate.txt
/socgen/trunk/tools/padring
/socgen/trunk/tools/padring/component_boilerplate
/socgen/trunk/tools/padring/create_padring
/socgen/trunk/tools/padring/create_padring.safe
/socgen/trunk/tools/padring/design_boilerplate
/socgen/trunk/tools/regtool/gen_registers
/socgen/trunk/tools/simulation/build_coverage
/socgen/trunk/tools/simulation/build_icarus_filelists
/socgen/trunk/tools/simulation/build_icarus_filelists.cand
/socgen/trunk/tools/simulation/build_lint_filelists
/socgen/trunk/tools/simulation/build_sim_master
/socgen/trunk/tools/simulation/build_verilator_filelists
/socgen/trunk/tools/simulation/run_coverage
/socgen/trunk/tools/simulation/run_icarus
/socgen/trunk/tools/simulation/run_lint
/socgen/trunk/tools/simulation/run_sims
/socgen/trunk/tools/simulation/run_verilator
/socgen/trunk/tools/synthesys/build_fpga_master
/socgen/trunk/tools/synthesys/run_ara
/socgen/trunk/tools/synthesys/run_ise
/socgen/trunk/tools/synthesys/targets/ip/iceskate
/socgen/trunk/tools/synthesys/targets/ip/iceskate/bsdl
/socgen/trunk/tools/synthesys/targets/ip/iceskate/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/tools/synthesys/targets/ip/iceskate/bsdl/xcf04s_vo20.bsd
/socgen/trunk/tools/synthesys/targets/ip/iceskate/cclk.ut
/socgen/trunk/tools/synthesys/targets/ip/iceskate/jtag.ut
/socgen/trunk/tools/synthesys/targets/ip/iceskate/padring.pcf
/socgen/trunk/tools/synthesys/targets/ip/iceskate/Pad_Ring.ucf
/socgen/trunk/tools/synthesys/targets/ip/logipi
/socgen/trunk/tools/synthesys/targets/ip/logipi/bsdl
/socgen/trunk/tools/synthesys/targets/ip/logipi/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/tools/synthesys/targets/ip/logipi/bsdl/xcf04s_vo20.bsd
/socgen/trunk/tools/synthesys/targets/ip/logipi/cclk.ut
/socgen/trunk/tools/synthesys/targets/ip/logipi/jtag.ut
/socgen/trunk/tools/synthesys/targets/ip/logipi/Pad_Ring.ucf
/socgen/trunk/tools/synthesys/targets/ip/logipi_r151
/socgen/trunk/tools/synthesys/targets/ip/logipi_r151/doc
/socgen/trunk/tools/synthesys/targets/ip/logipi_r151/doc/Spartan6
/socgen/trunk/tools/synthesys/targets/ip/logipi_r151/doc/Spartan6/ds160.pdf
/socgen/trunk/tools/synthesys/targets/ip/logipi_r151/doc/Spartan6/ds162.pdf
/socgen/trunk/tools/synthesys/targets/ip/logipi_r151/doc/Spartan6/ug385.pdf
/socgen/trunk/tools/synthesys/targets/ip/logipi_r151/Pad_Ring.ucf
/socgen/trunk/tools/sys/build_elab_master
/socgen/trunk/tools/sys/build_generate
/socgen/trunk/tools/sys/build_hw_master
/socgen/trunk/tools/sys/build_sw_master
/socgen/trunk/tools/sys/gen_child_filelist
/socgen/trunk/tools/sys/gen_elab_child_filelist
/socgen/trunk/tools/sys/soc_link_child
/socgen/trunk/tools/sys/workspace
/socgen/trunk/tools/verilog/elab_config_verilog
/socgen/trunk/tools/verilog/elab_verilog
/socgen/trunk/tools/verilog/gen_auxiliary
/socgen/trunk/tools/verilog/gen_design
/socgen/trunk/tools/verilog/gen_elab_verilog
/socgen/trunk/tools/verilog/gen_elab_verilogLib
/socgen/trunk/tools/verilog/gen_instance_roots
/socgen/trunk/tools/verilog/gen_ports
/socgen/trunk/tools/verilog/gen_root
/socgen/trunk/tools/verilog/gen_signals
/socgen/trunk/tools/verilog/gen_tb
/socgen/trunk/tools/verilog/gen_testbench
/socgen/trunk/tools/verilog/gen_verilog
/socgen/trunk/tools/verilog/gen_verilogLib
/socgen/trunk/tools/verilog/gen_vhdl
/socgen/trunk/tools/verilog/read_elab
/socgen/trunk/tools/verilog/read_ports
/socgen/trunk/tools/verilog/trace_bus
/socgen/trunk/tools/yosys
/socgen/trunk/tools/yosys/cells.lib
/socgen/trunk/tools/yosys/T6502_def_tb.YOSYS
/socgen/trunk/tools/yosys/yosys.txt
/socgen/trunk/tools/yosys/yosys_manual.pdf
/socgen/trunk/tools/yosys/yosys_presentation.pdf
/socgen/trunk/tools/yp/clean
/socgen/trunk/tools/yp/Create_YP
/socgen/trunk/tools/yp/create_yp
/socgen/trunk/tools/yp/lib.pm
/socgen/trunk/tools/yp/read_db
/socgen/trunk/workspace.xml

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.