|
/socgen/trunk/doc/src/drawing/sch/Busdef_guide_1.sch
|
 |
 |
 |
|
/socgen/trunk/doc/src/drawing/sch/Busdef_guide_2.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/Busdef_guide_3.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/cde_pad_in_dig.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/cde_pad_od_dig.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/cde_pad_out_dig.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/cde_pad_se_dig.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/cde_pad_tri_dig.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/fund_reset_fig1.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/fund_reset_fig2.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/fund_reset_fig3.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/fund_reset_fig4.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/fund_reset_fig5.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/fund_reset_fig6.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/um-100_cde_clock_sys_sym.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/um-100_cde_jtag_def_sym.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/um-100_cde_sram_be_sym.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/um-100_cde_sram_def_sym.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/um-100_cde_sram_dp_sym.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/um-150_cde_jtag_rpc_sym.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/um-150_cde_reset_sym.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sch/um-150_cde_sync_sym.sch
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_clock_diff_testmux.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_clock_gater.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_clock_multiplier.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_clock_sys.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_clock_testmux.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_divider_def.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_fifo_def.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_jtag_classic_rpc_in_reg.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_jtag_classic_rpc_reg.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_jtag_def.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_jtag_rpc_in_reg.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_jtag_rpc_reg.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_lifo_def.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_mult_generic.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_mult_ord_r4.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_mult_serial.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_pad_in_dig.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_pad_od_dig.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_pad_out_dig.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_pad_se_dig.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_pad_tri_dig.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_prescale_def.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_reset_asyncdisable.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_reset_def.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_serial_rcvr.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_serial_xmit.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_sram_be.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_sram_def.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_sram_dp.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_sync_def.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_sync_with_hysteresis.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/cde_sync_with_reset.sym
|
|
|
|
|
/socgen/trunk/doc/src/drawing/sym/io_pad.sym
|
|
|
|
|
/socgen/trunk/doc/src/png/cde_pad_in_dig.png
|
|
|
|
|
/socgen/trunk/doc/src/png/cde_pad_od_dig.png
|
|
|
|
|
/socgen/trunk/doc/src/png/cde_pad_out_dig.png
|
|
|
|
|
/socgen/trunk/doc/src/png/cde_pad_tri_dig.png
|
|
|
|
|
/socgen/trunk/doc/src/png/um-100_cde_clock_sys_sym.png
|
|
|
|
|
/socgen/trunk/doc/src/png/um-100_cde_jtag_def_sym.png
|
|
|
|
|
/socgen/trunk/doc/src/png/um-100_cde_pad_se_dig.png
|
|
|
|
|
/socgen/trunk/doc/src/png/um-100_cde_sram_be_sym.png
|
|
|
|
|
/socgen/trunk/doc/src/png/um-100_cde_sram_def_sym.png
|
|
|
|
|
/socgen/trunk/doc/src/png/um-100_cde_sram_dp_sym.png
|
|
|
|
|
/socgen/trunk/doc/src/png/um-150_cde_jtag_rpc_sym.png
|
|
|
|
|
/socgen/trunk/doc/src/png/um-150_cde_reset_sym.png
|
|
|
|
|
/socgen/trunk/doc/src/png/um-150_cde_sync_sym.png
|
|
|
|
|
/socgen/trunk/projects/accellera.org
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1/JTAG_EXT
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1/JTAG_EXT/2001-1.0
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1/JTAG_EXT/2001-1.0/xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1/JTAG_EXT/2001-1.0/xml/JTAG_EXT.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1/JTAG_EXT/2001-1.0/xml/JTAG_EXT_rtl.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1/JTAG_INT
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1/JTAG_INT/2001-1.0
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1/JTAG_INT/2001-1.0/xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1/JTAG_INT/2001-1.0/xml/JTAG_INT.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/ieee1149.1/JTAG_INT/2001-1.0/xml/JTAG_INT_rtl.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_IP
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_IP/1.0
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_IP/1.0/xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_IP/1.0/xml/INTERRUPT_IP.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_IP/1.0/xml/INTERRUPT_IP_rtl.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_IP_N
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_IP_N/1.0
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_IP_N/1.0/xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_IP_N/1.0/xml/INTERRUPT_IP_N.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_IP_N/1.0/xml/INTERRUPT_IP_N_rtl.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_PROCESSOR
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_PROCESSOR/1.0
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_PROCESSOR/1.0/xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_PROCESSOR/1.0/xml/INTERRUPT_PROCESSOR.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_PROCESSOR/1.0/xml/INTERRUPT_PROCESSOR_rtl.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_PROCESSOR_N
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_PROCESSOR_N/1.0
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_PROCESSOR_N/1.0/xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_PROCESSOR_N/1.0/xml/INTERRUPT_PROCESSOR_N.xml
|
|
|
|
|
/socgen/trunk/projects/accellera.org/interrupt/INTERRUPT_PROCESSOR_N/1.0/xml/INTERRUPT_PROCESSOR_N_rtl.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_clock/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_clock/rtl/verilog/syn/cde_clock_sys.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_clock/rtl/xml/cde_clock_sys.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_jtag/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_jtag/rtl/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_jtag/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_jtag/rtl/verilog/syn/cde_jtag_def.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_jtag/rtl/views
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_jtag/rtl/xml/cde_jtag_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/fpga/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/fpga/rtl/xml/Basys_fpga_jtag_padring.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/fpga/rtl/xml/Basys_fpga_padring.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/doc/drawing/sym/cde_clock_sys.sym
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/cde_clock_sys
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/sim/cde_clock_sys.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/syn/cde_clock_sys.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_diff_testmux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_dll.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_gater.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_sys.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_testmux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_divider/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_divider/rtl/xml/cde_divider_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_fifo/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_fifo/rtl/xml/cde_fifo_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/verilog/cde_jtag_classic_rpc_in_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/verilog/cde_jtag_classic_rpc_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/verilog/cde_jtag_rpc_in_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/verilog/cde_jtag_rpc_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/views
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_classic_rpc_in_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_classic_rpc_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_rpc_in_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_rpc_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/icarus/default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/xml/cde_jtag_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_lifo/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_lifo/rtl/xml/cde_lifo_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/xml/cde_mult_generic.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/xml/cde_mult_ord_r4.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/xml/cde_mult_serial.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_generic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_ord_r4_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_serial_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/sim/cde_pad_diff_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/sim/cde_pad_tri_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/syn/cde_pad_diff_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/syn/cde_pad_tri_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_diff_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_in_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_od_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_out_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_se_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_tri_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_prescale/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_prescale/rtl/xml/cde_prescale_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/xml/cde_reset_asyncdisable.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/xml/cde_reset_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/xml/cde_serial_rcvr.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/xml/cde_serial_xmit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/xml/cde_sram_be.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/xml/cde_sram_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/xml/cde_sram_dp.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_with_hysteresis.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_with_reset.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_io_irq_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_io_poll_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_irq_2_test.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_kim_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_tim_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/rtl/xml/Basys_mrisc_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/rtl/xml/Basys_mrisc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/rtl/xml/Basys_mrisc_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/rtl/xml/Basys_mrisc_loop.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/sim/xml/Basys_mrisc_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/sim/xml/Basys_soc_mrisc_io_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/sim/xml/Nexys2_soc_mrisc_io_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_fpga.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_uart.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/rtl/xml/io_ext_mem_interface_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/xml/io_ext_mem_interface_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/rtl/xml/io_gpio_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/xml/io_gpio_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_gpio.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_gpio_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/rtl/xml/io_pic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/xml/io_pic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/rtl/xml/io_timer_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/xml/io_timer_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rxtx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_tx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rxtx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_tx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/rtl/xml/io_utimer_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/xml/io_utimer_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/rtl/xml/io_vga_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/xml/io_vga_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/rtl/xml/io_vic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/xml/io_vic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/sim/xml/disp_io_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/rtl/xml/flash_memcontrl_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/xml/flash_memcontrl_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_byte.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp5.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp6.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp9.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/rtl/xml/ps2_interface_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/icarus/default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_fifo.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_fifo_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_rx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_rxtx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_tx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rxtx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_tx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/rtl/xml/usb_epp_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/icarus/default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/icarus/default_600x432/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/xml/T6502_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/rtl/xml/T6502_cpu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/rtl/xml/T6502_cpu_alu_logic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/sim/xml/T6502_cpu_alu_logic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_clock/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_clock/rtl/verilog/syn/cde_clock_sys.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_clock/rtl/xml/cde_clock_sys.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_jtag/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_jtag/rtl/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_jtag/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_jtag/rtl/verilog/syn/cde_jtag_def.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_jtag/rtl/views
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_jtag/rtl/xml/cde_jtag_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_core.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_padring.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_padring.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/verilog/top.boot
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/verilog/top.dbg
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/xml/or1200_clkgen.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/xml/or1200_dbg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/xml/or1200_dbg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/xml/or1200_dbg_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/xml/or1200_dbg_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/rtl/xml/or1200_cache_data.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/rtl/xml/or1200_cache_inst.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_alu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_boot.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_cfgr.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_ctrl.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_dbg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_du.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_except.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_freeze.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_genpc.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_if.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_lsu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_operandmuxes.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_rf.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_sprs.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_spr_mux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_wbmux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_fpu/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_fpu/rtl/xml/or1200_fpu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/rtl/xml/or1200_mmu_data.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/rtl/xml/or1200_mmu_inst.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mult_mac/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mult_mac/rtl/xml/or1200_mult_mac_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pic/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pic/rtl/xml/or1200_pic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pm/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pm/rtl/xml/or1200_pm_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/rtl/xml/or1200_qmem_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_sb/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_sb/rtl/xml/or1200_sb_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_tt/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_tt/rtl/xml/or1200_tt_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_wb_biu/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_wb_biu/rtl/xml/or1200_wb_biu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/adv_dbg_if/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/clkgen/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/clkgen/rtl/xml/clkgen_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/dbg_if/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/dbg_if/rtl/xml/dbg_if_wb_cpu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/rtl/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/rtl/xml/generic_orpsocv2_ra_ti_ua.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/rtl/xml/generic_orpsocv2_ra_ti_ua.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/sim/icarus/jtag_cpu-basic/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/sim/icarus/jtag_wb-basic/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/sim/xml/generic_orpsocv2_ra_ti_ua_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/sim/xml/generic_orpsocv2_ra_ti_ua_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/jtag/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/jtag/rtl/xml/jtag_tap.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/rtl/xml/Nexys2_orpsocv2_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/rtl/xml/Nexys2_orpsocv2_fpga.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/rtl/xml/Nexys2_orpsocv2_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/sim/xml/Nexys2_orpsocv2_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/sim/xml/Nexys2_orpsocv2_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/orpsocv2/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/orpsocv2/rtl/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/orpsocv2/rtl/xml/orpsocv2_ra_ti_ua.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/orpsocv2/sim/xml/orpsocv2_ra_ti_ua_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/orpsocv2/sim/xml/orpsocv2_ra_ti_ua_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/rtl/xml/mrisc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/sim/icarus/sanity1/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/sim/xml/mrisc_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/rtl/xml/mrisc_cpu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_io_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/soc_mrisc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/soc_mrisc/rtl/xml/soc_mrisc_io.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/soc_mrisc/sim/xml/soc_mrisc_io_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/soc_mrisc/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/rtl/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/rtl/verilog/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/rtl/verilog/sim/clock_gen_def.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/rtl/verilog/syn/clock_gen_def.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/rtl/views
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/rtl/xml/clock_gen_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/rtl/xml/io_probe_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/rtl/xml/io_probe_in.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/jtag_model/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/jtag_model/rtl/xml/jtag_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/jtag_model/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/jtag_model/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/rtl/verilog/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/rtl/verilog/top.sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/rtl/verilog/top.syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/rtl/xml/micro_bus16_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/rtl/verilog/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/rtl/verilog/top.sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/rtl/verilog/top.syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/rtl/xml/micro_bus_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/rtl/verilog/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/rtl/verilog/top.sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/rtl/verilog/top.syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/rtl/xml/mt45w8mw12_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/or1200_dbg_model/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/or1200_dbg_model/rtl/xml/or1200_dbg_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/or1200_dbg_model/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/or1200_dbg_model/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/rtl/verilog/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/rtl/verilog/top.sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/rtl/verilog/top.syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/rtl/xml/ps2_host_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_model/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_model/rtl/xml/ps2_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_model/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_model/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/rtl/verilog/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/rtl/verilog/top.sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/rtl/verilog/top.syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/rtl/xml/uart_host_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_model/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_model/rtl/xml/uart_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_model/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_model/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/verilog/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/verilog/top.8bit.sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/verilog/top.8bit.syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/verilog/top.sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/verilog/top.syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/xml/wb_master_model_8bit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/xml/wb_master_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/rtl/verilog/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/rtl/verilog/top.sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/rtl/verilog/top.syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/rtl/xml/wishbone_monitor_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/rtl/xml/wb_memory_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/xml/wb_memory_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/rtl/xml/wb_ram_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/sim/xml/wb_ram_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/rtl/xml/wb_traffic_cop_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/xml/wb_traffic_cop_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_big.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_lit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_big.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_lit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_big_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_lit_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_big_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_lit_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip-xact/library.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu2_jsp.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/rtl/xml/minsoc_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/rtl/xml/minsoc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/xml/minsoc_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/xml/minsoc_tb.xml
|
|
|
|
|
/socgen/trunk/tools/bin/Makefile.root
|
|
|
|
|
/socgen/trunk/tools/lint/TestBench
|
|
|
|
|
/socgen/trunk/tools/regtool/gen_header
|
|
|
|
|
/socgen/trunk/tools/simulation/build_sim_filelists
|
|
|
|
|
/socgen/trunk/tools/simulation/run_sims
|
|
|
|
|
/socgen/trunk/tools/simulation/TestBench
|
|
|
|
|
/socgen/trunk/tools/synthesys/build_syn_filelists
|
|
|
|
|
/socgen/trunk/tools/sys/build_hw
|
|
|
|
|
/socgen/trunk/tools/sys/soc_link_child
|
|
|
|
|
/socgen/trunk/tools/verilog/gen_verilog
|
|
|
|
|
/socgen/trunk/tools/verilog/gen_verilogLib
|
|
|
|
|
/socgen/trunk/tools/yp/create_yp
|
|
|
|
|
/socgen/trunk/tools/yp/hier_index.xml
|
|
|
|
|
/socgen/trunk/tools/yp/index.xml
|
|
|
|
|
/socgen/trunk/tools/yp/lib.pm
|
|
|
|
