OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [bin/] - Rev 80

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 80, 2010-11-17 04:48:18 GMT
  • Author: jt_eaton
  • Log message:
    now generate all sims and syns param and filelists for xml
Path
/socgen/trunk/bench/verilog/TestBench
/socgen/trunk/doc/src/guides/guide_names.html
/socgen/trunk/projects/io/ip/io_module/rtl/xml/io_module.xml
/socgen/trunk/projects/io/ip/io_module/rtl/xml/io_module_mouse.xml
/socgen/trunk/projects/io/ip/io_module/sim/run/default/modellist
/socgen/trunk/projects/io/ip/io_module/sim/run/default/TB.defs
/socgen/trunk/projects/io/ip/io_module/sim/run/mouse/modellist
/socgen/trunk/projects/io/ip/io_module/sim/run/mouse/TB.defs
/socgen/trunk/projects/io/ip/io_ps2/rtl/xml/io_ps2.xml
/socgen/trunk/projects/logic/ip/disp_io/rtl/xml/disp_io.xml
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/modellist
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/TB.defs
/socgen/trunk/projects/logic/ip/flash_memcontrl/rtl/xml/flash_memcontrl.xml
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/run/default/modellist
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/run/default/TB.defs
/socgen/trunk/projects/logic/ip/ps2_interface/rtl/xml/ps2_interface.xml
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/modellist
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/TB.defs
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/test_define
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/mouse/modellist
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/mouse/TB.defs
/socgen/trunk/projects/logic/ip/serial_rcvr/rtl/xml/serial_rcvr.xml
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run/default/modellist
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run/default/TB.defs
/socgen/trunk/projects/logic/ip/uart/rtl/xml/uart.xml
/socgen/trunk/projects/logic/ip/uart/sim/run/default/modellist
/socgen/trunk/projects/logic/ip/uart/sim/run/default/TB.defs
/socgen/trunk/projects/logic/ip/uart/sim/run/divide/modellist
/socgen/trunk/projects/logic/ip/uart/sim/run/divide/TB.defs
/socgen/trunk/projects/logic/ip/usb_epp/rtl/xml/usb_epp.xml
/socgen/trunk/projects/logic/ip/usb_epp/sim/run/default/modellist
/socgen/trunk/projects/logic/ip/usb_epp/sim/run/default/TB.defs
/socgen/trunk/projects/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl.xml
/socgen/trunk/projects/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_600x432.xml
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/modellist
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/TB.defs
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/test_define
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/modellist
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/TB.defs
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/test_define
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/xml/T6502.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/inst_2_test/modellist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/inst_2_test/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_irq_2/modellist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_irq_2/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_poll_2/modellist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_poll_2/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/irq_2_test/modellist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/irq_2_test/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/kim_2/modellist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/kim_2/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/tim_2/modellist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/tim_2/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_irq_2/core.v
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_irq_2/def_file
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll_2/core.v
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll_2/def_file
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_irq_2_test/core.v
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_irq_2_test/def_file
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_kim_2/core.v
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_kim_2/def_file
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_tim_2/core.v
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_tim_2/def_file
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/rtl/variants/T6502_cpu/defines.v
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/rtl/xml/T6502_cpu.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/run/inst_2_test/modellist
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/run/inst_2_test/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu/rtl/xml/T6502_cpu_alu.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu/sim/run/default/modellist
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu/sim/run/default/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/rtl/xml/T6502_cpu_alu_logic.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/run/alu_logic_test/modellist
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/run/alu_logic_test/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_control/rtl/xml/T6502_cpu_control.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_control/sim/run/default/modellist
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_control/sim/run/default/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_inst_decode/rtl/xml/T6502_cpu_inst_decode.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_inst_decode/sim/run/default/modellist
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_inst_decode/sim/run/default/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_sequencer/rtl/xml/T6502_cpu_sequencer.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_sequencer/sim/run/default/modellist
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_sequencer/sim/run/default/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_state_fsm/rtl/xml/T6502_cpu_state_fsm.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_state_fsm/sim/run/default/modellist
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_state_fsm/sim/run/default/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/xml/mrisc.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/ind_mem/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/ind_mem/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_mrisc_loop/core.v
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_mrisc_loop/def_file
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/rtl/xml/mrisc_cpu.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/ind_mem/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/ind_mem/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/loop/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/loop/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf1/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf1/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf2/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf2/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf3/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf3/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/sanity1/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/sanity1/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/sanity2/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/sanity2/TB.defs
/socgen/trunk/projects/pic_micro/ip/soc/rtl/xml/soc_mrisc_io.xml
/socgen/trunk/projects/pic_micro/ip/soc/sim/run/mouse_mrisc/modellist
/socgen/trunk/projects/pic_micro/ip/soc/sim/run/mouse_mrisc/TB.defs
/socgen/trunk/projects/pic_micro/ip/soc/syn/Basys_soc_mrisc_io_mouse/core.v
/socgen/trunk/projects/pic_micro/ip/soc/syn/Basys_soc_mrisc_io_mouse/def_file
/socgen/trunk/projects/pic_micro/ip/soc/syn/Nexys2_soc_mrisc_io_mouse/core.v
/socgen/trunk/projects/pic_micro/ip/soc/syn/Nexys2_soc_mrisc_io_mouse/def_file
/socgen/trunk/targets/Basys/Pad_Ring.v
/socgen/trunk/targets/Nexys2/Pad_Ring.v
/socgen/trunk/tools/bin/Makefile.root
/socgen/trunk/tools/bin/soc_link

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.