|
/socgen/trunk/doc/src/guides/reset_sys_design.html
|
 |
 |
 |
|
/socgen/trunk/Makefile
|
|
|
|
|
/socgen/trunk/projects/accellera
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/doc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_clock/bin/Makefile
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_clock/rtl/verilog/syn/cde_clock_sys.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_clock/rtl/xml/cde_clock_sys.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_jtag/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/cde_jtag/rtl/xml/cde_jtag_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/fpga/doc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/fpga/ip-xact/Basys_fpga_jtag_designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/fpga/rtl/xml/Basys_fpga_jtag_design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/fpga/rtl/xml/Basys_fpga_jtag_padring.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/fpga/rtl/xml/Basys_fpga_padring.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Basys/ip/fpga/target
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/clock/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/enable/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/ext_bus/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/jtag/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/micro_bus/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/or1k/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/pad/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/ps2/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/reset/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/uart/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/vga/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Busdefs/ip/wishbone/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/bin/repeater
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/doc/drawing/sym/cde_clock_sys.sym
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/ip-xact/cde_clock_gater.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/ip-xact/cde_clock_multiplier.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/ip-xact/cde_clock_sys.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/sim/cde_clock_diff_testmux.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/sim/cde_clock_dll.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/sim/cde_clock_gater.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/sim/cde_clock_multiplier.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/sim/cde_clock_sys.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/sim/cde_clock_testmux.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/syn/cde_clock_diff_testmux.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/syn/cde_clock_dll.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/syn/cde_clock_gater.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/syn/cde_clock_multiplier.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/syn/cde_clock_sys.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/verilog/syn/cde_clock_testmux.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_diff_testmux.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_diff_testmux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_dll.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_gater.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_gater.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_multiplier.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_multiplier.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_sys.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_sys.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_testmux.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_testmux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_divider/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_divider/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_divider/rtl/verilog/sim/cde_divider_def.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_divider/rtl/verilog/syn/cde_divider_def.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_divider/rtl/xml/cde_divider_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_divider/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_fifo/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_fifo/rtl/verilog/cde_fifo_def.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_fifo/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_fifo/rtl/xml/cde_fifo_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_fifo/rtl/xml/cde_fifo_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_fifo/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/ip-xact/cde_jtag_classic_rpc_in_reg.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/ip-xact/cde_jtag_classic_rpc_reg.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/ip-xact/cde_jtag_def.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/ip-xact/cde_jtag_rpc_in_reg.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/ip-xact/cde_jtag_rpc_reg.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/ip-xact/cde_jtag_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/views/sim/cde_jtag_classic_rpc_in_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/views/sim/cde_jtag_classic_rpc_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/views/sim/cde_jtag_rpc_in_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/views/sim/cde_jtag_rpc_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/views/syn/cde_jtag_classic_rpc_in_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/views/syn/cde_jtag_classic_rpc_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/views/syn/cde_jtag_rpc_in_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/views/syn/cde_jtag_rpc_reg.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_classic_rpc_in_reg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_classic_rpc_in_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_classic_rpc_reg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_classic_rpc_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_rpc_in_reg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_rpc_in_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_rpc_reg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_rpc_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/xml/cde_jtag_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/xml/cde_jtag_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_lifo/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_lifo/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_lifo/rtl/verilog/sim/cde_lifo_def.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_lifo/rtl/verilog/syn/cde_lifo_def.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_lifo/rtl/xml/cde_lifo_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_lifo/rtl/xml/cde_lifo_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_lifo/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/verilog/or1200_amultp2_32x32.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/verilog/top.asic
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/xml/cde_mult_asic.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/xml/cde_mult_generic.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/xml/cde_mult_ord_r4.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/xml/cde_mult_serial.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/icarus/asic
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/icarus/generic_64
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_asic_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_asic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_generic_64_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_generic_64_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_generic_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_generic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_ord_r4_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_ord_r4_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_serial_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_serial_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/sim/cde_pad_diff_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/sim/cde_pad_in_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/sim/cde_pad_od_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/sim/cde_pad_out_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/sim/cde_pad_se_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/syn/cde_pad_diff_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/syn/cde_pad_in_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/syn/cde_pad_od_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/syn/cde_pad_out_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/verilog/syn/cde_pad_se_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_diff_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_in_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_od_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_out_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_se_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_prescale/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_prescale/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_prescale/rtl/verilog/sim/cde_prescale.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_prescale/rtl/verilog/syn/cde_prescale.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_prescale/rtl/xml/cde_prescale_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_prescale/rtl/xml/cde_prescale_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_prescale/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/ip-xact/cde_reset_def.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/verilog/sim/cde_reset.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/verilog/sim/cde_reset_asyncdisable.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/verilog/syn/cde_reset.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/verilog/syn/cde_reset_asyncdisable.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/xml/cde_reset_asyncdisable.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/xml/cde_reset_asyncdisable.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/xml/cde_reset_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/rtl/xml/cde_reset_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_reset/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/ip-xact/cde_serial_rcvr.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/ip-xact/cde_serial_xmit.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/verilog/sim/cde_serial_rcvr.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/verilog/sim/cde_serial_xmit.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/verilog/syn/cde_serial_rcvr.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/verilog/syn/cde_serial_xmit.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/xml/cde_serial_rcvr.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/xml/cde_serial_xmit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/verilog/cde_sram_be
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/verilog/cde_sram_def
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/verilog/cde_sram_dp
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/verilog/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/xml/cde_sram_be.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/xml/cde_sram_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/xml/cde_sram_dp.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/ip-xact/cde_sync_def.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/ip-xact/cde_sync_with_hysteresis.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/verilog/sim/cde_sync.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/verilog/sim/cde_sync_with_hysteresis.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/verilog/sim/cde_sync_with_reset.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/verilog/syn/cde_sync.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/verilog/syn/cde_sync_with_hysteresis.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/verilog/syn/cde_sync_with_reset.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_with_hysteresis.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_with_hysteresis.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_with_reset.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_with_reset.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_fpga.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_io_irq_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_io_poll_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_irq_2_test.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_kim_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_tim_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/rtl/xml/Basys_mrisc_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/rtl/xml/Basys_mrisc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/rtl/xml/Basys_mrisc_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/rtl/xml/Basys_mrisc_loop.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_mrisc/sim/xml/Basys_mrisc_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Basys_soc_mrisc/sim/xml/Basys_soc_mrisc_io_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse_fpga.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/sim/xml/Nexys2_soc_mrisc_io_mouse_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc/ip/Nexys2_soc_mrisc/sim/xml/Nexys2_soc_mrisc_io_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_uart.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/icarus/uart-nocache_emb/wave.sav
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/rtl/xml/io_ext_mem_interface_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/xml/io_ext_mem_interface_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/rtl/xml/io_gpio_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/xml/io_gpio_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_gpio.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_gpio.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_mouse.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_gpio_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/rtl/xml/io_pic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/xml/io_pic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/rtl/xml/io_timer_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/xml/io_timer_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rx.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rxtx.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rxtx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_tx.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_tx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rxtx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_tx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/rtl/xml/io_utimer_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/xml/io_utimer_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/rtl/xml/io_vga_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/xml/io_vga_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/rtl/xml/io_vic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/xml/io_vic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/sim/xml/disp_io_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/rtl/xml/flash_memcontrl_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/xml/flash_memcontrl_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_byte.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp5.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp6.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp9.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/rtl/xml/ps2_interface_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_fifo.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_fifo_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_rx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_rxtx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_tx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rxtx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_tx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/rtl/xml/usb_epp_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/sim/xml/usb_epp_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/rtl/verilog/char_gen
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/xml/T6502_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/rtl/xml/T6502_cpu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/rtl/xml/T6502_cpu_alu_logic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/sim/xml/T6502_cpu_alu_logic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/doc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_clock/bin/Makefile
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_clock/rtl/verilog/syn/cde_clock_sys.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_clock/rtl/xml/cde_clock_sys.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_jtag/doc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/cde_jtag/rtl/xml/cde_jtag_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/doc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_padring.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_padring.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/target
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/xml/or1200_clkgen.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/xml/or1200_dbg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/xml/or1200_dbg_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/rtl/xml/or1200_cache_data.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/rtl/xml/or1200_cache_inst.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_alu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_boot.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_cfgr.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_ctrl.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_dbg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_du.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_except.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_freeze.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_genpc.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_if.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_lsu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_operandmuxes.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_rf.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_sprs.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_spr_mux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_wbmux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_fpu/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_fpu/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_fpu/rtl/xml/or1200_fpu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/rtl/xml/or1200_mmu_data.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/rtl/xml/or1200_mmu_inst.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mult_mac/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mult_mac/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mult_mac/rtl/xml/or1200_mult_mac_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pic/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pic/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pic/rtl/xml/or1200_pic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pm/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pm/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pm/rtl/xml/or1200_pm_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/rtl/verilog/top.def
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/rtl/xml/or1200_qmem_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_sb/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_sb/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_sb/rtl/xml/or1200_sb_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_tt/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_tt/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_tt/rtl/xml/or1200_tt_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_wb_biu/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_wb_biu/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_wb_biu/rtl/xml/or1200_wb_biu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/adv_dbg_if/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/adv_dbg_if/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/clkgen/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/clkgen/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/clkgen/rtl/xml/clkgen_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/dbg_if/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/dbg_if/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/dbg_if/rtl/xml/dbg_if_wb_cpu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/rtl/xml/generic_orpsocv2_ra_ti_ua.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/generic_orpsocv2/sim/xml/generic_orpsocv2_ra_ti_ua_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/jtag/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/jtag/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/jtag/rtl/xml/jtag_tap.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/rtl/xml/Nexys2_orpsocv2_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/sim/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/sim/xml/Nexys2_orpsocv2_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/sim/xml/Nexys2_orpsocv2_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/Nexys2_orpsocv2/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/orpsocv2/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/orpsocv2/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/orpsocv2/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/orpsocv2/rtl/xml/orpsocv2_ra_ti_ua.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc/ip/orpsocv2/sim/xml/orpsocv2_ra_ti_ua_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/rtl/xml/mrisc_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/rtl/xml/mrisc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc/sim/xml/mrisc_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/rtl/verilog/register_file
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/rtl/xml/mrisc_cpu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_io_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_io_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/soc_mrisc/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/soc_mrisc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/soc_mrisc/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/soc_mrisc/rtl/xml/soc_mrisc_io.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/soc_mrisc/rtl/xml/soc_mrisc_io.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro/ip/soc_mrisc/sim/xml/soc_mrisc_io_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/targets
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/rtl/xml/clock_gen_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/rtl/xml/io_probe_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/rtl/xml/io_probe_in.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/jtag_model/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/jtag_model/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/jtag_model/rtl/xml/jtag_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/rtl/xml/micro_bus16_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/ip-xact/micro_bus_model_def.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/rtl/xml/micro_bus_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/rtl/xml/mt45w8mw12_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/or1200_dbg_model/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/or1200_dbg_model/ip-xact/micro_bus_model_def.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/or1200_dbg_model/ip-xact/or1200_dbg_model_def.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/or1200_dbg_model/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/or1200_dbg_model/rtl/xml/or1200_dbg_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/rtl/xml/ps2_host_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_model/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_model/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_model/rtl/xml/ps2_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/rtl/xml/uart_host_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_model/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_model/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_model/rtl/xml/uart_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/xml/wb_master_model_8bit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/xml/wb_master_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/rtl/xml/wishbone_monitor_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/rtl/xml/wb_memory_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/rtl/xml/wb_memory_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/xml/wb_memory_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/rtl/xml/wb_ram_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/rtl/xml/wb_ram_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/sim/xml/wb_ram_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/rtl/xml/wb_traffic_cop_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/xml/wb_traffic_cop_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/wb_uart16550_bus16_big.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/wb_uart16550_bus16_lit.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/wb_uart16550_bus32_big.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/wb_uart16550_bus32_lit.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/wb_uart16550_def.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_big.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_big.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_lit.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_lit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_big.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_big.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_lit.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_lit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_big_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_lit_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_big_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_lit_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu2_jsp.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/doc/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/rtl/xml/minsoc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/xml/minsoc_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/xml/minsoc_tb.xml
|
|
|
|
|
/socgen/trunk/tools/bin/Makefile.root
|
|
|
|
|
/socgen/trunk/tools/fizzim/gen_fizzim
|
|
|
|
|
/socgen/trunk/tools/geda/build_geda
|
|
|
|
|
/socgen/trunk/tools/generators
|
|
|
|
|
/socgen/trunk/tools/install/Ubuntu_12.04/README.txt
|
|
|
|
|
/socgen/trunk/tools/regtool
|
|
|
|
|
/socgen/trunk/tools/regtool/gen_header
|
|
|
|
|
/socgen/trunk/tools/regtool/gen_registers
|
|
|
|
|
/socgen/trunk/tools/simulation/build_coverage
|
|
|
|
|
/socgen/trunk/tools/simulation/build_sim_filelists
|
|
|
|
|
/socgen/trunk/tools/simulation/run_coverage
|
|
|
|
|
/socgen/trunk/tools/simulation/run_lint
|
|
|
|
|
/socgen/trunk/tools/simulation/run_sims
|
|
|
|
|
/socgen/trunk/tools/synthesys
|
|
|
|
|
/socgen/trunk/tools/synthesys/build_fpgas
|
|
|
|
|
/socgen/trunk/tools/synthesys/build_syn_filelists
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/bin
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/bin/repeater
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Basys
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Basys/bsdl
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Basys/bsdl/xc3s100e_tq144.bsd
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Basys/bsdl/xcf02s_vo20.bsd
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Basys/cclk.ut
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Basys/jtag.ut
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Basys/Pad_Ring.ucf
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys/bsdl
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys/bsdl/xc3s1000l_fg456_1532.bsd
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys/bsdl/xcf04s_vo20.bsd
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys/cclk.ut
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys/jtag.ut
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys/Makefile.brd
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys/Pad_Ring.ucf
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys2
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys2/bsdl
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys2/bsdl/xc3s1200e_fg320_1532.bsd
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys2/bsdl/xcf04s_vo20.bsd
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys2/cclk.ut
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys2/jtag.ut
|
|
|
|
|
/socgen/trunk/tools/synthesys/targets/ip/Nexys2/Pad_Ring.ucf
|
|
|
|
|
/socgen/trunk/tools/sys/build_coverage
|
|
|
|
|
/socgen/trunk/tools/sys/build_fpgas
|
|
|
|
|
/socgen/trunk/tools/sys/build_geda
|
|
|
|
|
/socgen/trunk/tools/sys/build_generate
|
|
|
|
|
/socgen/trunk/tools/sys/build_hw
|
|
|
|
|
/socgen/trunk/tools/sys/build_sim_filelists
|
|
|
|
|
/socgen/trunk/tools/sys/build_syn_filelists
|
|
|
|
|
/socgen/trunk/tools/sys/lib.pm
|
|
|
|
|
/socgen/trunk/tools/sys/run_coverage
|
|
|
|
|
/socgen/trunk/tools/sys/run_lint
|
|
|
|
|
/socgen/trunk/tools/sys/run_sims
|
|
|
|
|
/socgen/trunk/tools/sys/run_test
|
|
|
|
|
/socgen/trunk/tools/sys/soc_link_child
|
|
|
|
|
/socgen/trunk/tools/sys/workspace
|
|
|
|
|
/socgen/trunk/tools/verilog
|
|
|
|
|
/socgen/trunk/tools/verilog/gen_verilog
|
|
|
|
|
/socgen/trunk/tools/verilog/gen_verilogLib
|
|
|
|
|
/socgen/trunk/tools/yp/hier_index.xml
|
|
|
|
|
/socgen/trunk/tools/yp/index.xml
|
|
|
|
