|
/socgen/trunk/Makefile
|
 |
 |
 |
|
/socgen/trunk/projects/opencores.org/Basys
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_diff_testmux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_dll.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_gater.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_sys.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_clock/rtl/xml/cde_clock_testmux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_divider/rtl/xml/cde_divider_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_fifo/rtl/xml/cde_fifo_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/ip-xact/cde_jtag_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_classic_rpc_in_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_classic_rpc_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_rpc_in_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_rpc_reg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/xml/cde_jtag_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/xml/cde_jtag_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/xml/cde_jtag_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/xml/cde_jtag_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/xml/cde_jtag_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/xml/cde_jtag_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_lifo/rtl/xml/cde_lifo_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/ip-xact/cde_mult_asic_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/ip-xact/cde_mult_generic_64_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/ip-xact/cde_mult_generic_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/ip-xact/cde_mult_ord_r4_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/ip-xact/cde_mult_serial_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/xml/cde_mult_generic.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/xml/cde_mult_ord_r4.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/rtl/xml/cde_mult_serial.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/icarus/generic/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/icarus/ord_r4/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/icarus/serial/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/verilog/top
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_generic_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_generic_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_generic_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_generic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_ord_r4_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_ord_r4_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_ord_r4_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_ord_r4_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_serial_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_serial_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_serial_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_serial_tb.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/xml/cde_mult_serial_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_in_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_od_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_out_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_se_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad/rtl/xml/cde_pad_tri_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_prescale/rtl/xml/cde_prescale_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/xml/cde_serial_rcvr.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/rtl/xml/cde_serial_xmit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/xml/cde_sram_be.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/xml/cde_sram_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sram/rtl/xml/cde_sram_dp.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_with_hysteresis.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_sync/rtl/xml/cde_sync_with_reset.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/ip-xact/Nexys2_T6502_core.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/ip-xact/Nexys2_T6502_def.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/ip-xact/Nexys2_T6502_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_core.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_core.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_fpga.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_io_irq_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_io_poll_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_irq_2_test.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_kim_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_tim_2.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/verilog/tb.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_core_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_core_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_default_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_default_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_default_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_io_irq_2_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_io_irq_2_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_io_poll_2_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_io_poll_2_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_irq_2_test_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_irq_2_test_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_kim_2_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_kim_2_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_tim_2_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_tim_2_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_mrisc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/ip-xact/Nexys2_minsoc_core.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/ip-xact/Nexys2_minsoc_def.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/ip-xact/Nexys2_minsoc_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_core.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_core.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_default.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_fpga.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_uart.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/verilog/tb.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_core_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_default_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_default_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_default_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/xml/Nexys2_minsoc_uart_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/ip-xact/io_ext_mem_interface_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/rtl/verilog/top.body
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/rtl/xml/io_ext_mem_interface_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/verilog/top.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/xml/io_ext_mem_interface_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/xml/io_ext_mem_interface_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/xml/io_ext_mem_interface_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/xml/io_ext_mem_interface_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/xml/io_ext_mem_interface_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/xml/io_ext_mem_interface_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/ip-xact/io_gpio_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/rtl/xml/io_gpio_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/icarus/default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/verilog/top.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/xml/io_gpio_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/xml/io_gpio_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/xml/io_gpio_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/xml/io_gpio_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/xml/io_gpio_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/xml/io_gpio_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/ip-xact/io_module_gpio_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/ip-xact/io_module_mouse_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/ip-xact/io_module_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_gpio.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_gpio_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_gpio_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_gpio_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_gpio_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_mouse_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_mouse_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_mouse_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_mouse_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/xml/io_module_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/ip-xact/io_pic_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/rtl/xml/io_pic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/verilog/top.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/xml/io_pic_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/xml/io_pic_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/xml/io_pic_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/xml/io_pic_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/xml/io_pic_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/xml/io_pic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/ip-xact/io_ps2_mouse_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/ip-xact/io_ps2_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_mouse.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/icarus/default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_mouse_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_mouse_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_mouse_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/xml/io_ps2_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/ip-xact/io_timer_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/rtl/xml/io_timer_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/icarus/default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/verilog/top.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/xml/io_timer_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/xml/io_timer_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/xml/io_timer_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/xml/io_timer_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/xml/io_timer_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/xml/io_timer_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/ip-xact/io_uart_rxtx_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/ip-xact/io_uart_rx_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/ip-xact/io_uart_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/ip-xact/io_uart_tx_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rxtx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_tx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/verilog/top.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rxtx_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rxtx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rxtx_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rxtx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rx_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rx_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_rx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_tx_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_tx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_tx_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/xml/io_uart_tx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/ip-xact/io_utimer_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/rtl/xml/io_utimer_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/verilog/top.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/xml/io_utimer_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/xml/io_utimer_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/xml/io_utimer_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/xml/io_utimer_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/xml/io_utimer_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/xml/io_utimer_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/ip-xact/io_vga_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/rtl/xml/io_vga_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/verilog/top.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/xml/io_vga_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/xml/io_vga_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/xml/io_vga_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/xml/io_vga_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/xml/io_vga_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/xml/io_vga_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/ip-xact/io_vic_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/rtl/xml/io_vic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/verilog/top.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/xml/io_vic_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/xml/io_vic_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/xml/io_vic_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/xml/io_vic_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/xml/io_vic_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/xml/io_vic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/ip-xact/disp_io_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/rtl/xml/disp_io_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/sim/xml/disp_io_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/sim/xml/disp_io_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/sim/xml/disp_io_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/sim/xml/disp_io_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/sim/xml/disp_io_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/sim/xml/disp_io_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/ip-xact/flash_memcontrl_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/rtl/xml/flash_memcontrl_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/xml/flash_memcontrl_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/xml/flash_memcontrl_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/xml/flash_memcontrl_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/xml/flash_memcontrl_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/xml/flash_memcontrl_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/xml/flash_memcontrl_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/verilog/top.body
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/verilog/top.body.byte
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_byte.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp5.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp6.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/rtl/xml/micro_bus_exp9.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/ip-xact/ps2_interface_mouse_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/ip-xact/ps2_interface_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/rtl/xml/ps2_interface_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_mouse_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_mouse_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/xml/ps2_interface_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/ip-xact/serial_rcvr_fifo_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/ip-xact/serial_rcvr_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_fifo.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/icarus/default/wave.sav
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_fifo_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_fifo_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_fifo_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_fifo_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_fifo_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/xml/serial_rcvr_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/ip-xact/uart_rxtx_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/ip-xact/uart_rx_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/ip-xact/uart_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/ip-xact/uart_tx_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_rx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_rxtx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_tx.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/verilog/tb.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rxtx_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rxtx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rxtx_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rxtx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rx_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rx_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_rx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_tx_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_tx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_tx_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/xml/uart_tx_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/ip-xact/usb_epp_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/rtl/xml/usb_epp_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/ip-xact/vga_char_ctrl_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/ip-xact/T6502_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/rtl/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/verilog/tb.ext_m
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/xml/T6502_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/xml/T6502_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/xml/T6502_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/xml/T6502_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/xml/T6502_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/xml/T6502_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/ip-xact/T6502_cpu_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/rtl/xml/T6502_cpu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_def_dut.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/ip-xact/T6502_cpu_alu_logic_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/rtl/xml/T6502_cpu_alu_logic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/sim/xml/T6502_cpu_alu_logic_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/sim/xml/T6502_cpu_alu_logic_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/sim/xml/T6502_cpu_alu_logic_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/sim/xml/T6502_cpu_alu_logic_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/sim/xml/T6502_cpu_alu_logic_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic/sim/xml/T6502_cpu_alu_logic_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_core.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_padring.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_padring.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Nexys2/ip/fpga/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/ip-xact/or1200_dbg_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/xml/or1200_clkgen.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/xml/or1200_dbg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/xml/or1200_dbg_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/xml/or1200_dbg_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/xml/or1200_dbg_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/xml/or1200_dbg_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/xml/or1200_dbg_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/rtl/xml/or1200_cache_data.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/rtl/xml/or1200_cache_inst.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/sim/xml/or1200_cache_data_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/sim/xml/or1200_cache_data_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/sim/xml/or1200_cache_inst_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/sim/xml/or1200_cache_inst_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_alu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_boot.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_cfgr.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_ctrl.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_dbg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_du.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_except.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_freeze.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_genpc.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_if.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_lsu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_operandmuxes.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_rf.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_sprs.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_spr_mux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_wbmux.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_alu_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_alu_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_boot_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_boot_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_cfgr_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_cfgr_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_ctrl_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_ctrl_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_dbg_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_dbg_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_du_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_du_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_except_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_except_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_freeze_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_freeze_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_genpc_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_genpc_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_if_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_if_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_lsu_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_lsu_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_operandmuxes_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_operandmuxes_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_rf_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_rf_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_sprs_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_sprs_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_spr_mux_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_spr_mux_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_wbmux_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/xml/or1200_cpu_wbmux_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_fpu/rtl/xml/or1200_fpu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_fpu/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_fpu/sim/xml/or1200_fpu_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_fpu/sim/xml/or1200_fpu_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/rtl/xml/or1200_mmu_data.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/rtl/xml/or1200_mmu_inst.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/sim/xml/or1200_mmu_data_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/sim/xml/or1200_mmu_data_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/sim/xml/or1200_mmu_inst_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/sim/xml/or1200_mmu_inst_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mult_mac/rtl/xml/or1200_mult_mac_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mult_mac/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mult_mac/sim/xml/or1200_mult_mac_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mult_mac/sim/xml/or1200_mult_mac_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pic/rtl/xml/or1200_pic_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pic/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pic/sim/xml/or1200_pic_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pic/sim/xml/or1200_pic_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pm/rtl/xml/or1200_pm_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pm/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pm/sim/xml/or1200_pm_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pm/sim/xml/or1200_pm_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/rtl/xml/or1200_qmem_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/sim/xml/or1200_qmem_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/sim/xml/or1200_qmem_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_sb/rtl/xml/or1200_sb_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_sb/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_sb/sim/xml/or1200_sb_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_sb/sim/xml/or1200_sb_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_tt/rtl/xml/or1200_tt_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_tt/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_tt/sim/xml/or1200_tt_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_tt/sim/xml/or1200_tt_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_wb_biu/rtl/xml/or1200_wb_biu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_wb_biu/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_wb_biu/sim/xml/or1200_wb_biu_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_wb_biu/sim/xml/or1200_wb_biu_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/orp_soc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/pic_micro
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/rtl/xml/clock_gen_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/sim/xml/clock_gen_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/sim/xml/clock_gen_bfm.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/rtl/xml/io_probe_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/io_probe/rtl/xml/io_probe_in.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/jtag_model/rtl/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/jtag_model/rtl/xml/jtag_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus16_model/rtl/xml/micro_bus16_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/micro_bus_model/rtl/xml/micro_bus_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/rtl/verilog/top.syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/mt45w8mw12/rtl/xml/mt45w8mw12_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/or1200_dbg_model/rtl/xml/or1200_dbg_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/rtl/verilog/top.syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_host/rtl/xml/ps2_host_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_model/rtl/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/ps2_model/rtl/xml/ps2_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_host/rtl/xml/uart_host_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/uart_model/rtl/xml/uart_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/xml/wb_master_model_8bit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wb_master_model/rtl/xml/wb_master_model_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/wishbone_monitor/rtl/xml/wishbone_monitor_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/ip-xact/wb_memory_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/rtl/xml/wb_memory_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/icarus/default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/icarus/default/wave.sav
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/verilog/tb.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/xml/wb_memory_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/xml/wb_memory_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/xml/wb_memory_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/xml/wb_memory_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/xml/wb_memory_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/xml/wb_memory_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/ip-xact/wb_ram_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/rtl/xml/wb_ram_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/sim/icarus/default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/sim/verilog/tb.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/sim/xml/wb_ram_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/sim/xml/wb_ram_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/sim/xml/wb_ram_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/sim/xml/wb_ram_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/sim/xml/wb_ram_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_ram/sim/xml/wb_ram_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/ip-xact/wb_traffic_cop_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/rtl/xml/wb_traffic_cop_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/icarus/default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/icarus/default/wave.sav
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/xml/wb_traffic_cop_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/xml/wb_traffic_cop_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/xml/wb_traffic_cop_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/xml/wb_traffic_cop_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/xml/wb_traffic_cop_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/xml/wb_traffic_cop_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/wb_uart16550_bus16_big_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/wb_uart16550_bus16_lit_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/wb_uart16550_bus32_big_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/wb_uart16550_bus32_lit_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/ip-xact/wb_uart16550_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_big.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus16_lit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_big.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_bus32_lit.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/rtl/xml/wb_uart16550_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/icarus/bus16_big_default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/icarus/bus16_lit_default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/icarus/bus32_big_default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/icarus/bus32_lit_default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/icarus/default/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/verilog/tb.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_big_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_big_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_big_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_big_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_lit_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_lit_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_lit_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus16_lit_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_big_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_big_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_big_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_big_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_lit_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_lit_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_lit_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_bus32_lit_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/xml/wb_uart16550_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/rtl/xml/adv_dbg_if_wb_cpu2_jsp.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/sim/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/sim/xml/adv_dbg_if_wb_cpu2_jsp_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/sim/xml/adv_dbg_if_wb_cpu2_jsp_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/ip-xact/design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/ip-xact/minsoc_tb.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/rtl/xml/minsoc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/verilog/tb.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/xml/minsoc_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/xml/minsoc_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/xml/minsoc_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/xml/minsoc_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/xml/minsoc_tb.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/xml/minsoc_tb.xml
|
|
|
|
|
/socgen/trunk/tools/geda/image.scm
|
|
|
|
|
/socgen/trunk/tools/geda/README.txt
|
|
|
|
|
/socgen/trunk/tools/simulation/build_sim_filelists
|
|
|
|
|
/socgen/trunk/tools/synthesys/build_syn_filelists
|
|
|
|
|
/socgen/trunk/tools/sys/build_hw
|
|
|
|
|
/socgen/trunk/tools/sys/soc_link_child
|
|
|
|
|
/socgen/trunk/tools/verilog/gen_verilog
|
|
|
|
|
/socgen/trunk/tools/yp/hier_index.xml
|
|
|
|
|
/socgen/trunk/tools/yp/index.xml
|
|
|
|
