OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [sw/] - Rev 118

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 118, 2004-06-30 21:15:31 GMT
  • Author: arniml
  • Log message:
    test MB/interrupt behaviour according to bug report
    "Program Memory bank can be switched during interrupt"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.