OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_3/] - Rev 303

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 303, 2022-12-16 19:56:46 GMT
  • Author: arniml
  • Log message:
    add prelim upi41 support
Path
/t48/trunk/bench/vhdl/tb_t8041a-c.vhd
/t48/trunk/bench/vhdl/tb_t8041a.vhd
/t48/trunk/rtl/vhdl/cond_branch.vhd
/t48/trunk/rtl/vhdl/cond_branch_pack-p.vhd
/t48/trunk/rtl/vhdl/decoder.vhd
/t48/trunk/rtl/vhdl/decoder_pack-p.vhd
/t48/trunk/rtl/vhdl/system/t48_system_comp_pack-p.vhd
/t48/trunk/rtl/vhdl/system/t8041a-c.vhd
/t48/trunk/rtl/vhdl/system/t8041a.vhd
/t48/trunk/rtl/vhdl/system/t8041a_notri-c.vhd
/t48/trunk/rtl/vhdl/system/t8041a_notri.vhd
/t48/trunk/rtl/vhdl/t48_comp_pack-p.vhd
/t48/trunk/rtl/vhdl/t48_core_comp_pack-p.vhd
/t48/trunk/rtl/vhdl/upi41_core-c.vhd
/t48/trunk/rtl/vhdl/upi41_core.vhd
/t48/trunk/rtl/vhdl/upi41_db_bus-c.vhd
/t48/trunk/rtl/vhdl/upi41_db_bus.vhd
/t48/trunk/sim/rtl_sim/Makefile.ghdl
/t48/trunk/sim/rtl_sim/Makefile.hier
/t48/trunk/sw/run_regression.pl
/t48/trunk/sw/verif/black_box/anl/bus/no_t41a
/t48/trunk/sw/verif/black_box/ins/no_t41a
/t48/trunk/sw/verif/black_box/int/jni/no_t41a
/t48/trunk/sw/verif/black_box/int/simple_int_retr/no_t41a
/t48/trunk/sw/verif/black_box/int/simple_jump_to/no_t41a
/t48/trunk/sw/verif/black_box/mb/call_jmp/no_t41a
/t48/trunk/sw/verif/black_box/mb/int/no_t41a
/t48/trunk/sw/verif/black_box/mov/ind_rr/no_t41a
/t48/trunk/sw/verif/black_box/movx/no_t41a
/t48/trunk/sw/verif/black_box/orl/bus/no_t41a
/t48/trunk/sw/verif/black_box/rb/int/no_t41a
/t48/trunk/sw/verif/black_box/rb/misc/no_t41a
/t48/trunk/sw/verif/white_box/int_on_call/no_t41a
/t48/trunk/sw/verif/white_box/int_on_jmp/no_t41a
/t48/trunk/sw/verif/white_box/int_on_mb1/no_t41a
/t48/trunk/sw/verif/white_box/p1_port_reg_conflict/no_t41a
/t48/trunk/sw/verif/white_box/p2_io_exp/no_t41a
/t48/trunk/sw/verif/white_box/p2_port_reg_conflict/no_t41a
/t48/trunk/sw/verif/white_box/psen_rd_wr_timing/no_t41a

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.