OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

[/] [uart2bus_testbench/] [trunk/] [tb/] [analysis/] - Rev 10

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 10, 2017-06-21 23:26:04 GMT
  • Author: HanySalah
  • Log message:
    add maximum simulation time + refine the reporting phase

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.