OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [bench/] [cpp/] - Rev 37

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 37, 2016-03-14 21:43:20 GMT
  • Author: dgisselq
  • Log message:
    These fixes were necessary to get the SDRAM into a working simulation
    capability. It is finally what it was supposed to be: cycle accurate. Sadly,
    to do this, I did need to make a subtle change to rtl/wbsdram.v. (I was having
    a problem with external input clocking in Verilator. This fixes it--but its
    a Verilator only change--to rtl/wbsdram.v that is.)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.