OpenCores
URL https://opencores.org/ocsvn/yifive/yifive/trunk

Subversion Repositories yifive

[/] [yifive/] [trunk/] [caravel_yifive/] [verilog/] [dv/] [wb_port/] - Rev 2

Rev

Directory listing | View Log | RSS feed

Last modification

  • Rev 2, 2021-06-06 09:19:03 GMT
  • Author: dinesha
  • Log message:
    Initial version of efabless caravel user project
Path
/yifive/trunk/caravel_yifive
/yifive/trunk/caravel_yifive/def
/yifive/trunk/caravel_yifive/docs
/yifive/trunk/caravel_yifive/gds
/yifive/trunk/caravel_yifive/info.yaml
/yifive/trunk/caravel_yifive/lef
/yifive/trunk/caravel_yifive/LICENSE
/yifive/trunk/caravel_yifive/mag
/yifive/trunk/caravel_yifive/maglef
/yifive/trunk/caravel_yifive/Makefile
/yifive/trunk/caravel_yifive/openlane
/yifive/trunk/caravel_yifive/openlane/Makefile
/yifive/trunk/caravel_yifive/openlane/user_project_wrapper
/yifive/trunk/caravel_yifive/openlane/user_project_wrapper/config.tcl
/yifive/trunk/caravel_yifive/openlane/user_project_wrapper/macro.cfg
/yifive/trunk/caravel_yifive/openlane/user_project_wrapper/pin_order.cfg
/yifive/trunk/caravel_yifive/openlane/yifive
/yifive/trunk/caravel_yifive/openlane/yifive/config.tcl
/yifive/trunk/caravel_yifive/openlane/yifive/pin_order.cfg
/yifive/trunk/caravel_yifive/README.md
/yifive/trunk/caravel_yifive/signoff
/yifive/trunk/caravel_yifive/spi
/yifive/trunk/caravel_yifive/spi/lvs
/yifive/trunk/caravel_yifive/verilog
/yifive/trunk/caravel_yifive/verilog/dv
/yifive/trunk/caravel_yifive/verilog/dv/io_ports
/yifive/trunk/caravel_yifive/verilog/dv/io_ports/io_ports.c
/yifive/trunk/caravel_yifive/verilog/dv/io_ports/io_ports_tb.v
/yifive/trunk/caravel_yifive/verilog/dv/io_ports/Makefile
/yifive/trunk/caravel_yifive/verilog/dv/la_test1
/yifive/trunk/caravel_yifive/verilog/dv/la_test1/la_test1.c
/yifive/trunk/caravel_yifive/verilog/dv/la_test1/la_test1_tb.v
/yifive/trunk/caravel_yifive/verilog/dv/la_test1/Makefile
/yifive/trunk/caravel_yifive/verilog/dv/la_test2
/yifive/trunk/caravel_yifive/verilog/dv/la_test2/la_test2.c
/yifive/trunk/caravel_yifive/verilog/dv/la_test2/la_test2_tb.v
/yifive/trunk/caravel_yifive/verilog/dv/la_test2/Makefile
/yifive/trunk/caravel_yifive/verilog/dv/Makefile
/yifive/trunk/caravel_yifive/verilog/dv/mprj_stimulus
/yifive/trunk/caravel_yifive/verilog/dv/mprj_stimulus/Makefile
/yifive/trunk/caravel_yifive/verilog/dv/mprj_stimulus/mprj_stimulus.c
/yifive/trunk/caravel_yifive/verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
/yifive/trunk/caravel_yifive/verilog/dv/README.md
/yifive/trunk/caravel_yifive/verilog/dv/wb_port
/yifive/trunk/caravel_yifive/verilog/dv/wb_port/Makefile
/yifive/trunk/caravel_yifive/verilog/dv/wb_port/wb_port.c
/yifive/trunk/caravel_yifive/verilog/dv/wb_port/wb_port_tb.v
/yifive/trunk/caravel_yifive/verilog/gl
/yifive/trunk/caravel_yifive/verilog/gl/user_project_wrapper.v
/yifive/trunk/caravel_yifive/verilog/gl/user_proj_example.v
/yifive/trunk/caravel_yifive/verilog/rtl
/yifive/trunk/caravel_yifive/verilog/rtl/uprj_netlists.v
/yifive/trunk/caravel_yifive/verilog/rtl/user_project_wrapper.v
/yifive/trunk/caravel_yifive/verilog/rtl/user_proj_example.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.