OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [core/] - Rev 138

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 138, 2016-05-06 14:54:30 GMT
  • Author: dgisselq
  • Log message:
    This updates the CPU multiply instruction into a set of three instructions.
    MPY is a 32x32-bit multiply instruction, returning the low 32-bit result,
    MPYUHI returns the upper 32-bits assuming the result was unsigned and MPYSHI
    returns the upper 32-bits assuming the result was signed.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.