OpenCores
URL https://opencores.org/ocsvn/manchesterwireless/manchesterwireless/trunk

Subversion Repositories manchesterwireless

[/] - Rev 9

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 9, 2009-06-26 04:42:49 GMT
  • Author: thiagu_comp
  • Log message:
    Modified next state logic to avoid gated clock on net clock_zero_en_0000 during bitgen process. As a default case the counter enables are de-asserted.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.