OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [bench/] [verilog/] - Rev 11

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 11, 2009-10-23 14:49:17 GMT
  • Author: rfajardo
  • Log message:
    External interrupt processing was being run multiple times because:
    -external level interrupts have to be cleared
    -internal interrupt status register has to be cleared
    Since internal interrupt status register was being cleared before external level interrupts clearance, these internal interrupt status was being overwritten inbetween.

    Solution:
    -move status register reset to end of interrupt handler instead of beginning.

    Testbench signal uart_srx initialized now.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.