OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [bench/] [verilog/] - Rev 9

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 9, 2009-10-07 16:32:49 GMT
  • Author: rfajardo
  • Log message:
    Tiny change to testbench gain:
    -uart_srx is now reg for future testbench serial input to SoC.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.