OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 66

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 66, 2013-03-06 12:05:05 GMT
  • Author: JonasDC
  • Log message:
    added asymmetric ram structures to support a more performant ramstyle.
    defined for xilinx and altera, not tested with other tools.

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.