OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 71

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 71, 2013-03-06 15:27:23 GMT
  • Author: JonasDC
  • Log message:
    added synthesis report for altera and xilinx for the new ram.
    added coregen sources for xilinx for primitive RAM
Path
/mod_sim_exp/trunk/syn/altera/log
/mod_sim_exp/trunk/syn/altera/log/fifo
/mod_sim_exp/trunk/syn/altera/log/fifo/generic_mes.htm
/mod_sim_exp/trunk/syn/altera/log/fifo/generic_sum.htm
/mod_sim_exp/trunk/syn/altera/log/mod_sim_exp_core
/mod_sim_exp/trunk/syn/altera/log/mod_sim_exp_core/ver011_msec_genRAM_res.htm
/mod_sim_exp/trunk/syn/altera/log/mod_sim_exp_core/ver011_msec_genRAM_sum.htm
/mod_sim_exp/trunk/syn/altera/log/operand_mem
/mod_sim_exp/trunk/syn/altera/log/operand_mem/asym_mes.htm
/mod_sim_exp/trunk/syn/altera/log/operand_mem/asym_sum.htm
/mod_sim_exp/trunk/syn/altera/log/operand_mem/generic_mes.htm
/mod_sim_exp/trunk/syn/altera/log/operand_mem/generic_sum.htm
/mod_sim_exp/trunk/syn/xilinx/log
/mod_sim_exp/trunk/syn/xilinx/log/fifo
/mod_sim_exp/trunk/syn/xilinx/log/fifo/generic_fifo_sum.html
/mod_sim_exp/trunk/syn/xilinx/log/fifo/generic_fifo_syn.html
/mod_sim_exp/trunk/syn/xilinx/log/fifo/xil_prim_fifo_sum.html
/mod_sim_exp/trunk/syn/xilinx/log/fifo/xil_prim_fifo_syn.html
/mod_sim_exp/trunk/syn/xilinx/log/mod_sim_exp_core
/mod_sim_exp/trunk/syn/xilinx/log/mod_sim_exp_core/ver010_msec_sum.html
/mod_sim_exp/trunk/syn/xilinx/log/mod_sim_exp_core/ver010_msec_syn.html
/mod_sim_exp/trunk/syn/xilinx/log/mod_sim_exp_core/ver011_msec_genRAM_sum.html
/mod_sim_exp/trunk/syn/xilinx/log/mod_sim_exp_core/ver011_msec_genRAM_syn.html
/mod_sim_exp/trunk/syn/xilinx/log/operand_mem
/mod_sim_exp/trunk/syn/xilinx/log/operand_mem/asym_sum.html
/mod_sim_exp/trunk/syn/xilinx/log/operand_mem/asym_syn.html
/mod_sim_exp/trunk/syn/xilinx/log/operand_mem/generic_sum.html
/mod_sim_exp/trunk/syn/xilinx/log/operand_mem/generic_syn.html
/mod_sim_exp/trunk/syn/xilinx/log/operand_mem/xil_prim_sum.html
/mod_sim_exp/trunk/syn/xilinx/log/operand_mem/xil_prim_syn.html
/mod_sim_exp/trunk/syn/xilinx/operands_sp.pdf
/mod_sim_exp/trunk/syn/xilinx/src
/mod_sim_exp/trunk/syn/xilinx/src/operands_sp.xco
/mod_sim_exp/trunk/syn/xilinx/src/operand_dp.xco

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.