OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sim/] - Rev 44

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 44, 2021-01-11 15:56:36 GMT
  • Author: zero_gravity
  • Log message:
    updated to version 1.5.0.0
    see CHANGELOG.md for more information
Path
/neorv32/trunk/CHANGELOG.md
/neorv32/trunk/docs/bitmanip-draft.pdf
/neorv32/trunk/docs/figures/neorv32_processor.png
/neorv32/trunk/docs/NEORV32.pdf
/neorv32/trunk/README.md
/neorv32/trunk/rtl/core/neorv32_application_image.vhd
/neorv32/trunk/rtl/core/neorv32_bootloader_image.vhd
/neorv32/trunk/rtl/core/neorv32_cpu.vhd
/neorv32/trunk/rtl/core/neorv32_cpu_alu.vhd
/neorv32/trunk/rtl/core/neorv32_cpu_control.vhd
/neorv32/trunk/rtl/core/neorv32_cpu_cp_bitmanip.vhd
/neorv32/trunk/rtl/core/neorv32_cpu_cp_muldiv.vhd
/neorv32/trunk/rtl/core/neorv32_dmem.vhd
/neorv32/trunk/rtl/core/neorv32_imem.vhd
/neorv32/trunk/rtl/core/neorv32_package.vhd
/neorv32/trunk/rtl/core/neorv32_sysinfo.vhd
/neorv32/trunk/rtl/core/neorv32_top.vhd
/neorv32/trunk/rtl/core/neorv32_wishbone.vhd
/neorv32/trunk/rtl/fpga_specific/lattice_ice40up/neorv32_imem.ice40up_spram.vhd
/neorv32/trunk/rtl/top_templates/neorv32_test_setup.vhd
/neorv32/trunk/rtl/top_templates/neorv32_top_axi4lite.vhd
/neorv32/trunk/rtl/top_templates/neorv32_top_stdlogic.vhd
/neorv32/trunk/sim/ghdl/ghdl_sim.sh
/neorv32/trunk/sim/neorv32_tb.vhd
/neorv32/trunk/sw/example/bit_manipulation
/neorv32/trunk/sw/example/bit_manipulation/main.c
/neorv32/trunk/sw/example/bit_manipulation/makefile
/neorv32/trunk/sw/example/bit_manipulation/neorv32_b_extension_intrinsics.h
/neorv32/trunk/sw/example/bit_manipulation/README.md
/neorv32/trunk/sw/example/blink_led/main.c
/neorv32/trunk/sw/example/coremark/core_portme.c
/neorv32/trunk/sw/example/cpu_test/main.c
/neorv32/trunk/sw/example/demo_freeRTOS/main.c
/neorv32/trunk/sw/example/demo_gpio_irq/main.c
/neorv32/trunk/sw/example/demo_pwm/main.c
/neorv32/trunk/sw/example/demo_trng/main.c
/neorv32/trunk/sw/example/demo_twi/main.c
/neorv32/trunk/sw/example/demo_wdt/main.c
/neorv32/trunk/sw/example/game_of_life/main.c
/neorv32/trunk/sw/example/hello_world/main.c
/neorv32/trunk/sw/example/hex_viewer/main.c
/neorv32/trunk/sw/lib/include/neorv32.h
/neorv32/trunk/sw/lib/include/neorv32_cfu.h
/neorv32/trunk/sw/lib/include/neorv32_gpio.h
/neorv32/trunk/sw/lib/include/neorv32_mtime.h
/neorv32/trunk/sw/lib/include/neorv32_pwm.h
/neorv32/trunk/sw/lib/include/neorv32_rte.h
/neorv32/trunk/sw/lib/include/neorv32_spi.h
/neorv32/trunk/sw/lib/include/neorv32_trng.h
/neorv32/trunk/sw/lib/include/neorv32_twi.h
/neorv32/trunk/sw/lib/include/neorv32_uart.h
/neorv32/trunk/sw/lib/include/neorv32_wdt.h
/neorv32/trunk/sw/lib/source/neorv32_cfu.c
/neorv32/trunk/sw/lib/source/neorv32_gpio.c
/neorv32/trunk/sw/lib/source/neorv32_mtime.c
/neorv32/trunk/sw/lib/source/neorv32_pwm.c
/neorv32/trunk/sw/lib/source/neorv32_rte.c
/neorv32/trunk/sw/lib/source/neorv32_spi.c
/neorv32/trunk/sw/lib/source/neorv32_trng.c
/neorv32/trunk/sw/lib/source/neorv32_twi.c
/neorv32/trunk/sw/lib/source/neorv32_uart.c
/neorv32/trunk/sw/lib/source/neorv32_wdt.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.