OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] - Rev 255

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 255, 2020-06-10 15:01:48 GMT
  • Author: jshamlet
  • Log message:
    Modified code to make ModelSim happy (It didn't like the generate blocks for some reason). Also added a block describing the new generic.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.