OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] - Rev 292

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 292, 2021-06-15 17:23:20 GMT
  • Author: jshamlet
  • Log message:
    Updated the o8_trig_delay entity by:
    1) Added a global interrupt enable,
    2) Added the ability to trigger on both the pre- and post-arm trigger input
    3) Added the ability to read the external input on offset 7

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.