OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] - Rev 847

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 847, 2012-10-25 03:29:01 GMT
  • Author: stekern
  • Log message:
    or1200_genpc: fix ipcu_cycstb_o generation

    In some circumstances the CPU is still waiting for the lsu to finish
    while in a pre branch state. However, ipcu_cycstb_o is set and the cycle
    starts with the wrong address on the iwb bus (the one before the
    branched address).

    This fixes this issue.

    Patch by: Franck Jullien <franck.jullien@gmail.com>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.