OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] - Rev 397

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 397, 2010-10-30 13:51:16 GMT
  • Author: julius
  • Log message:
    ORPSoCv2:

    doc/ path added, with Texinfo documentation. Still a work in progress.

    VPI files updated.

    OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

    Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.
Path
/openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
/openrisc/trunk/orpsocv2/bench/sysc/src/OrpsocMain.cpp
/openrisc/trunk/orpsocv2/bench/verilog/or1200_monitor.v
/openrisc/trunk/orpsocv2/bench/verilog/orpsoc_testbench.v
/openrisc/trunk/orpsocv2/bench/verilog/vpi/c/gdb.c
/openrisc/trunk/orpsocv2/bench/verilog/vpi/c/jp_vpi.c
/openrisc/trunk/orpsocv2/bench/verilog/vpi/c/Makefile
/openrisc/trunk/orpsocv2/bench/verilog/vpi/c/rsp-rtl_sim.c
/openrisc/trunk/orpsocv2/bench/verilog/vpi/c/rsp-rtl_sim.h
/openrisc/trunk/orpsocv2/bench/verilog/vpi/c/rsp-vpi.h
/openrisc/trunk/orpsocv2/bench/verilog/vpi/verilog/vpi_debug_defines.v
/openrisc/trunk/orpsocv2/bench/verilog/vpi/verilog/vpi_debug_module.v
/openrisc/trunk/orpsocv2/doc
/openrisc/trunk/orpsocv2/doc/aclocal.m4
/openrisc/trunk/orpsocv2/doc/autom4te.cache
/openrisc/trunk/orpsocv2/doc/autom4te.cache/output.0
/openrisc/trunk/orpsocv2/doc/autom4te.cache/output.1
/openrisc/trunk/orpsocv2/doc/autom4te.cache/output.2
/openrisc/trunk/orpsocv2/doc/autom4te.cache/requests
/openrisc/trunk/orpsocv2/doc/autom4te.cache/traces.0
/openrisc/trunk/orpsocv2/doc/autom4te.cache/traces.1
/openrisc/trunk/orpsocv2/doc/autom4te.cache/traces.2
/openrisc/trunk/orpsocv2/doc/config.log
/openrisc/trunk/orpsocv2/doc/config.status
/openrisc/trunk/orpsocv2/doc/config.texi
/openrisc/trunk/orpsocv2/doc/configure
/openrisc/trunk/orpsocv2/doc/configure.in
/openrisc/trunk/orpsocv2/doc/fdl-1.2.texi
/openrisc/trunk/orpsocv2/doc/install-sh
/openrisc/trunk/orpsocv2/doc/Makefile
/openrisc/trunk/orpsocv2/doc/Makefile.am
/openrisc/trunk/orpsocv2/doc/Makefile.in
/openrisc/trunk/orpsocv2/doc/missing
/openrisc/trunk/orpsocv2/doc/orpsoc.texi
/openrisc/trunk/orpsocv2/doc/texinfo.tex
/openrisc/trunk/orpsocv2/rtl/verilog/include/orpsoc-defines.v
/openrisc/trunk/orpsocv2/sim/bin/Makefile
/openrisc/trunk/orpsocv2/sw/apps/dhry/dhry.c
/openrisc/trunk/orpsocv2/sw/apps/dhry/Makefile
/openrisc/trunk/orpsocv2/sw/apps/spiflash/Makefile
/openrisc/trunk/orpsocv2/sw/apps/testfloat/Makefile
/openrisc/trunk/orpsocv2/sw/Makefile.inc
/openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-maci.S
/openrisc/trunk/orpsocv2/sw/tests/uart/sim/uart-interrupt.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.