OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_20/] - Rev 1153

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 1153, 2003-04-12 20:21:11 GMT
  • Author: sfurman
  • Log message:
    When multiple interrupts were pending, e.g. TX buffer empty and RX
    available, reading the UART's IIR register could potentially clear a
    TX interrupt before it had been sent to the processor, thus dropping
    the interrupt permanently.

    Fix tested w/ both eCos and uclinux.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.