OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] - Rev 15

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 15, 2007-01-06 00:06:19 GMT
  • Author: cwalter
  • Log message:
    - Added second register locking port reg_lock1.
    - Added function to check if the instruction modifies the SR register.
    - Fetch of SR now checks if the SR is modified and if yes the SR register
    is marked as locked.
    - Stall signal for pipeline is now generated correctly.
    - Stall input is now checked. If asserted the current output values are hold
    until the stall signal is deasserted.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.