OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [tb/] - Rev 30

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 30, 2012-01-28 12:46:31 GMT
  • Author: dinesha
  • Log message:
    test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.