OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 30

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 30, 2010-06-09 16:22:48 GMT
  • Author: jt_eaton
  • Log message:
    split out fsm code into seperate modules
    fixed bugs so that prog_test passes
Path
/socgen/trunk/projects/Mos6502/ip/T6502/doc/Readme.txt
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/variants/T6502/T6502_defines.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/T6502.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/T6502_alu.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/T6502_core.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/T6502_fsm.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/T6502_inst_decode.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/T6502_state.v
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_poll/dut
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/prog_1_test
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/prog_1_test/dmp_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/prog_1_test/dut
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/prog_1_test/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/prog_1_test/liblist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/prog_1_test/modellist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/prog_1_test/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/prog_1_test/test_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/prog_test/dut
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/prog_test/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_io_poll
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/bsdl
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/core.v
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/debug
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/debug/fpga_load
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/debug/impact_bat
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/def_file
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/gate_sims
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/gate_sims/par
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/sim
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/sim/bin
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/sim/log
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/sim/out
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/sim/run
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/target
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_T6502_io_poll/target/Nexys2
/socgen/trunk/projects/Mos6502/sw/prog_1_test
/socgen/trunk/projects/Mos6502/sw/prog_1_test/Makefile
/socgen/trunk/projects/Mos6502/sw/prog_1_test/prog_1_test.asm
/socgen/trunk/projects/Mos6502/sw/prog_test
/socgen/trunk/projects/Mos6502/sw/prog_test/Makefile
/socgen/trunk/projects/Mos6502/sw/prog_test/prog_test.asm
/socgen/trunk/projects/Mos6502/sw/tim_1/tim_1.asm

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.