OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 57

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 57, 2010-09-28 00:36:27 GMT
  • Author: jt_eaton
  • Log message:
    Now generate all filelists from xml files
Path
/socgen/trunk/bench/verilog/TestBench
/socgen/trunk/bench/verilog/TestBench.cov
/socgen/trunk/Makefile
/socgen/trunk/projects/logic/ip/disp_io/rtl/variants/disp_io/defines.v
/socgen/trunk/projects/logic/ip/disp_io/rtl/xml/disp_io.xml
/socgen/trunk/projects/logic/ip/disp_io/sim/cov/disp_io/filelist
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/filelist.cov
/socgen/trunk/projects/logic/ip/flash_memcontrl/rtl/variants/flash_memcontrl/defines.v
/socgen/trunk/projects/logic/ip/flash_memcontrl/rtl/xml/flash_memcontrl.xml
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/cov/flash_memcontrl/filelist
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/run/default/filelist.cov
/socgen/trunk/projects/logic/ip/io_module/rtl/variants/io_module/defines.v
/socgen/trunk/projects/logic/ip/io_module/rtl/variants/io_module_mouse/defines.v
/socgen/trunk/projects/logic/ip/io_module/rtl/xml/io_module.xml
/socgen/trunk/projects/logic/ip/io_module/rtl/xml/io_module_mouse.xml
/socgen/trunk/projects/logic/ip/io_module/sim/cov/io_module/filelist
/socgen/trunk/projects/logic/ip/io_module/sim/cov/io_module_mouse/filelist
/socgen/trunk/projects/logic/ip/io_module/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/io_module/sim/run/default/filelist.cov
/socgen/trunk/projects/logic/ip/io_module/sim/run/mouse/filelist
/socgen/trunk/projects/logic/ip/io_module/sim/run/mouse/filelist.cov
/socgen/trunk/projects/logic/ip/ps2_interface/rtl/variants/ps2_interface/defines.v
/socgen/trunk/projects/logic/ip/ps2_interface/rtl/xml/ps2_interface.xml
/socgen/trunk/projects/logic/ip/ps2_interface/sim/cov/ps2_interface/filelist
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/filelist.cov
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/mouse/filelist
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/mouse/filelist.cov
/socgen/trunk/projects/logic/ip/serial_rcvr/rtl/variants/serial_rcvr/defines.v
/socgen/trunk/projects/logic/ip/serial_rcvr/rtl/xml/serial_rcvr.xml
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/cov/serial_rcvr/filelist
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run/default/filelist.cov
/socgen/trunk/projects/logic/ip/uart/rtl/variants/uart/defines.v
/socgen/trunk/projects/logic/ip/uart/rtl/xml/uart.xml
/socgen/trunk/projects/logic/ip/uart/sim/cov/uart/filelist
/socgen/trunk/projects/logic/ip/uart/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/uart/sim/run/default/filelist.cov
/socgen/trunk/projects/logic/ip/uart/sim/run/divide/filelist
/socgen/trunk/projects/logic/ip/uart/sim/run/divide/filelist.cov
/socgen/trunk/projects/logic/ip/usb_epp/rtl/variants/usb_epp/defines.v
/socgen/trunk/projects/logic/ip/usb_epp/rtl/xml/usb_epp.xml
/socgen/trunk/projects/logic/ip/usb_epp/sim/cov/usb_epp/filelist
/socgen/trunk/projects/logic/ip/usb_epp/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/usb_epp/sim/run/default/filelist.cov
/socgen/trunk/projects/logic/ip/vga_char_ctrl/rtl/variants/vga_char_ctrl/defines.v
/socgen/trunk/projects/logic/ip/vga_char_ctrl/rtl/variants/vga_char_ctrl_600x432/defines.v
/socgen/trunk/projects/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl.xml
/socgen/trunk/projects/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_600x432.xml
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl/filelist
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl_600x432
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl_600x432/dut
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl_600x432/Makefile
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl_600x432/TB.defs
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/filelist.cov
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/dmp_define
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/dut
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/liblist
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/Makefile
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/modellist
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/TB.defs
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/test_define
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/variants/T6502/defines.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/alu_logic.v
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/xml/T6502.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/cov/T6502/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/cov/T6502_alu_logic/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/alu_logic_test/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/inst_2_test/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/inst_2_test/filelist.cov
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_irq_2/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_irq_2/filelist.cov
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_poll_2/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_poll_2/filelist.cov
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/irq_2_test/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/irq_2_test/filelist.cov
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/kim_2/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/kim_2/filelist.cov
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/kim_2/modellist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/tim_2/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/tim_2/filelist.cov
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_io_irq_2/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_io_poll_2/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_irq_2_test/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_kim_2/filelist
/socgen/trunk/projects/Mos6502/ip/T6502/syn/Nexys2_tim_2/filelist
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/bin
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/bin/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/copyright.v
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/geda
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/geda/drawing
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/geda/drawing/filelist
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/geda/drawing/sch
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/geda/drawing/sym
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/html
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/orig6502.txt
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/png
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/Readme.txt
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/spec.odt
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/T6502_doc.txt
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/doc/timing
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/rtl
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/rtl/variants
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/rtl/variants/T6502_alu_logic
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/rtl/variants/T6502_alu_logic/defines.v
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/rtl/verilog
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/rtl/verilog/top.v
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/rtl/xml
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/rtl/xml/T6502_alu_logic.xml
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/bin
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/bin/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/cov
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/cov/T6502_alu_logic
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/cov/T6502_alu_logic/dut
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/cov/T6502_alu_logic/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/cov/T6502_alu_logic/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/log
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/out
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/run
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/run/alu_logic_test
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/run/alu_logic_test/dmp_define
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/run/alu_logic_test/dut
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/run/alu_logic_test/liblist
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/run/alu_logic_test/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/run/alu_logic_test/modellist
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/run/alu_logic_test/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/run/alu_logic_test/test_define
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/syn
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/variants/mrisc/defines.v
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/xml/mrisc.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/cov/mrisc/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/filelist.cov
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/filelist.cov
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/filelist.cov
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/filelist.cov
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/filelist.cov
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/filelist.cov
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop/filelist
/socgen/trunk/projects/pic_micro/ip/soc_mouse/rtl/variants/soc_mouse/defines.v
/socgen/trunk/projects/pic_micro/ip/soc_mouse/rtl/variants/soc_mouse_mrisc/defines.v
/socgen/trunk/projects/pic_micro/ip/soc_mouse/rtl/xml/soc_mouse_mrisc.xml
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/cov/soc_mouse/filelist
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/cov/soc_mouse_mrisc/filelist
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/run/mouse_mrisc/filelist
/socgen/trunk/projects/pic_micro/ip/soc_mouse/syn/Basys_mouse_mrisc/filelist
/socgen/trunk/projects/pic_micro/ip/soc_mouse/syn/Nexys2_mouse_mrisc/filelist
/socgen/trunk/targets/Basys/filelist
/socgen/trunk/targets/Basys/target.xml
/socgen/trunk/targets/Nexys2/filelist
/socgen/trunk/targets/Nexys2/target.xml
/socgen/trunk/tools/bin/Makefile.root
/socgen/trunk/tools/bin/soc_builder
/socgen/trunk/tools/bin/soc_link

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.