OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 76

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 76, 2010-11-08 18:20:40 GMT
  • Author: jt_eaton
  • Log message:
    added wave.save files
    now generate sims Makefile and params.sim
    leave sim log and vcd files in sim/run/directory
Path
/socgen/trunk/bench/verilog/TestBench.cov
/socgen/trunk/projects/io/ip/io_ext_mem_interface/sim/cov/io_ext_mem_interface/Makefile
/socgen/trunk/projects/io/ip/io_gpio/sim/cov/io_gpio/Makefile
/socgen/trunk/projects/io/ip/io_module/sim/cov/io_module/Makefile
/socgen/trunk/projects/io/ip/io_module/sim/cov/io_module_mouse/Makefile
/socgen/trunk/projects/io/ip/io_module/sim/run/default/Makefile
/socgen/trunk/projects/io/ip/io_module/sim/run/default/params.sim
/socgen/trunk/projects/io/ip/io_module/sim/run/default/wave.sav
/socgen/trunk/projects/io/ip/io_module/sim/run/mouse/Makefile
/socgen/trunk/projects/io/ip/io_module/sim/run/mouse/params.sim
/socgen/trunk/projects/io/ip/io_module/sim/run/mouse/wave.sav
/socgen/trunk/projects/io/ip/io_pic/sim/cov/io_pic/Makefile
/socgen/trunk/projects/io/ip/io_ps2/sim/cov/io_ps2/Makefile
/socgen/trunk/projects/io/ip/io_timer/sim/cov/io_timer/Makefile
/socgen/trunk/projects/io/ip/io_uart/sim/cov/io_uart/Makefile
/socgen/trunk/projects/io/ip/io_utimer/sim/cov/io_utimer/Makefile
/socgen/trunk/projects/io/ip/io_vga/sim/cov/io_vga/Makefile
/socgen/trunk/projects/io/ip/io_vic/sim/cov/io_vic/Makefile
/socgen/trunk/projects/logic/ip/disp_io/sim/cov/disp_io/Makefile
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/Makefile
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/wave.sav
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/cov/flash_memcontrl/Makefile
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/run/default/Makefile
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/run/default/wave.sav
/socgen/trunk/projects/logic/ip/micro_bus/sim/cov/micro_bus/Makefile
/socgen/trunk/projects/logic/ip/ps2_interface/sim/cov/ps2_interface/Makefile
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/Makefile
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/default/wave.sav
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/mouse/Makefile
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/mouse/params.sim
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run/mouse/wave.sav
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/cov/serial_rcvr/Makefile
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run/default/Makefile
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run/default/wave.sav
/socgen/trunk/projects/logic/ip/uart/rtl/xml/uart.xml
/socgen/trunk/projects/logic/ip/uart/sim/cov/uart/Makefile
/socgen/trunk/projects/logic/ip/uart/sim/run/default/Makefile
/socgen/trunk/projects/logic/ip/uart/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/uart/sim/run/default/wave.sav
/socgen/trunk/projects/logic/ip/uart/sim/run/divide/Makefile
/socgen/trunk/projects/logic/ip/uart/sim/run/divide/params.sim
/socgen/trunk/projects/logic/ip/uart/sim/run/divide/wave.sav
/socgen/trunk/projects/logic/ip/usb_epp/sim/cov/usb_epp/Makefile
/socgen/trunk/projects/logic/ip/usb_epp/sim/run/default/Makefile
/socgen/trunk/projects/logic/ip/usb_epp/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/usb_epp/sim/run/default/wave.sav
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl/Makefile
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl_600x432/Makefile
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/Makefile
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/params.sim
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default/wave.sav
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/Makefile
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/params.sim
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run/default_600x432/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/xml/T6502.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/cov/T6502/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/inst_2_test/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/inst_2_test/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/inst_2_test/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_irq_2/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_irq_2/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_irq_2/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_poll_2/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_poll_2/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/io_poll_2/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/irq_2_test/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/irq_2_test/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/irq_2_test/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/kim_2/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/kim_2/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/kim_2/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/tim_2/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/tim_2/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run/tim_2/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/rtl/xml/T6502_cpu.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/cov/T6502_cpu/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/run/inst_2_test/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/run/inst_2_test/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/run/inst_2_test/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu/sim/cov/T6502_cpu_alu/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu/sim/run/default/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu/sim/run/default/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu/sim/run/default/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/cov/T6502_cpu_alu_logic/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/run/alu_logic_test/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/run/alu_logic_test/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/run/alu_logic_test/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_control/sim/cov/T6502_cpu_control/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_control/sim/run/default/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_control/sim/run/default/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_control/sim/run/default/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_inst_decode/sim/cov/T6502_cpu_inst_decode/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_inst_decode/sim/run/default/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_inst_decode/sim/run/default/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_inst_decode/sim/run/default/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_sequencer/sim/cov/T6502_cpu_sequencer/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_sequencer/sim/run/default/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_sequencer/sim/run/default/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_sequencer/sim/run/default/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_state_fsm/sim/cov/T6502_cpu_state_fsm/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_state_fsm/sim/run/default/Makefile
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_state_fsm/sim/run/default/params.sim
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_state_fsm/sim/run/default/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/xml/mrisc.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/cov/mrisc/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/ind_mem/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/ind_mem/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/ind_mem/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/rtl/xml/mrisc_cpu.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/cov/mrisc_cpu/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/ind_mem/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/ind_mem/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/ind_mem/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/loop/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/loop/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/loop/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf1/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf1/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf1/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf2/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf2/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf2/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf3/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf3/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/rf3/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/sanity1/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/sanity1/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/sanity1/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/sanity2/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/sanity2/params.sim
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run/sanity2/wave.sav
/socgen/trunk/projects/pic_micro/ip/soc_mouse/rtl/xml/soc_mouse_mrisc.xml
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/cov/soc_mouse/Makefile
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/cov/soc_mouse_mrisc/Makefile
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/run/mouse_mrisc/Makefile
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/run/mouse_mrisc/params.sim
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/run/mouse_mrisc/wave.sav
/socgen/trunk/tools/bin/Makefile.root
/socgen/trunk/tools/bin/soc_link

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.