OpenCores
URL https://opencores.org/ocsvn/vhdl_wb_tb/vhdl_wb_tb/trunk

Subversion Repositories vhdl_wb_tb

[/] [vhdl_wb_tb/] [trunk/] [rtl_sim/] [run/] - Rev 24

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 24, 2018-08-01 10:41:46 GMT
  • Author: sinx
  • Log message:
    changed AssertionFormat from "** [%I] %T %S %R\n" to "** %T %S %R\n" (remove instance) to shorten output in transscript window

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.