OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] - Rev 3

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 3, 2015-07-27 14:45:57 GMT
  • Author: dgisselq
  • Log message:
    Rebuilt the pipefetch (instruction fetch/cache module) so that it will
    let go of the bus if the memory unit wants it to execute an instruction.
    Pipefetch will then grab the bus back whtn the memory unit is done, so things
    otherwise continue as they were before.

    Other tweaks were made to try to reduce code complexity.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.