Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [core/] - Rev 175


Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 175, 2016-09-15 20:10:53 GMT
  • Author: dgisselq
  • Log message:
    Fixed the carry bit for logical shifts: it is the last bit shifted out of the
    register. 0x80000000>>32 yields a 0 with carry set. Anything logically
    shifted by a number greater than thirty two clears carry and register.

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.