OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [core/] - Rev 38

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 38, 2015-09-29 16:38:09 GMT
  • Author: dgisselq
  • Log message:
    A couple of quick updates:

    - The Zip CPU now supports pipelined memory access at one clock per
    instruction (assuming all the instructions are in the cache)
    - There is now a 'zipbones' module to build a Zip System without peripherals.
    Any peripherals would then need to be external to the CPU.
    - Some bug fixes.

    Documentation changes coming shortly.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.