OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] - Rev 18

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 18, 2015-08-16 00:59:04 GMT
  • Author: dgisselq
  • Log message:
    A couple of changes: Registers can now be changed via the debug interface.
    Also, in anticipation of being able to interrupt the break the processor,
    the CPU now exports an interrupt line to the external environment to tell
    when it has been halted. Thus, if it gets halted by a break instruction,
    the ZipSystem will interrupt whatever's in its environment so that the
    debugger can come and examine its state.

    Oh, and one other: because you can't examine the state of the CPU without
    halting it, I modified the debug control register to export the four
    useful flags: break-enable, interrupts enabled, and sleep (step comes for
    free in this implementation).

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.