1/1 
|
Xilinx ISE
by heedaf on May 7, 2007 |
heedaf
Posts: 7 Joined: Jun 23, 2008 Last seen: Aug 12, 2008 |
||
|
With ISE are we required to input delays for for components for the
behavioral analysis or is it built into the software? If so, how do I simulate delay for the pre-built memory? Thanks, Dewayne |
|||
1/1